CYW20704
Long Frame Sync, Slave Mode
Figure 15. PCM Timing Diagram (Long Frame Sync, Slave Mode
1
2
3
PCM_BCLK
4
5
PCM_SYNC
9
PCM_OUT
PCM_IN
Bit 0
Bit 0
HIGH IMPEDANCE
8
Bit 1
Bit 1
6
7
Table 23. PCM Interface Timing Specifications (Long Frame Sync, Slave Mode)
Ref No. Characteristics Minimum
Typical
Maximum
Unit
MHz
1
2
3
4
5
6
7
8
9
PCM bit clock frequency
PCM bit clock LOW
PCM bit clock HIGH
PCM_SYNC setup
PCM_SYNC hold
PCM_OUT delay
PCM_IN setup
–
–
–
–
–
–
–
–
–
–
12
–
41
41
8
ns
ns
ns
ns
ns
ns
ns
ns
–
–
8
–
0
25
–
8
PCM_IN hold
8
–
Delay from rising edge of PCM_BCLK during last bit period to
PCM_OUT becoming high impedance
0
25
Document Number: 002-14786 Rev. *E
Page 36 of 49