欢迎访问ic37.com |
会员登录 免费注册
发布采购

7C4282V/92V-15 参数 Datasheet PDF下载

7C4282V/92V-15图片预览
型号: 7C4282V/92V-15
PDF下载: 下载PDF文件 查看货源
内容描述: 64K / 128Kx9低压深同步FIFO的W /重传和深度扩展 [64K/128Kx9 Low Voltage Deep Sync FIFOs w/ Retransmit & Depth Expansion]
分类和应用: 先进先出芯片
文件页数/大小: 15 页 / 240 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号7C4282V/92V-15的Datasheet PDF文件第1页浏览型号7C4282V/92V-15的Datasheet PDF文件第2页浏览型号7C4282V/92V-15的Datasheet PDF文件第3页浏览型号7C4282V/92V-15的Datasheet PDF文件第4页浏览型号7C4282V/92V-15的Datasheet PDF文件第6页浏览型号7C4282V/92V-15的Datasheet PDF文件第7页浏览型号7C4282V/92V-15的Datasheet PDF文件第8页浏览型号7C4282V/92V-15的Datasheet PDF文件第9页  
CY7C4282V  
CY7C4292V  
Switching Characteristics Over the Operating Range  
7C4282V/92V  
-10  
7C4282V/92V  
-15  
7C4282V/92V  
-25  
Parameter  
Description  
Clock Cycle Frequency  
Min.  
Max.  
100  
8
Min.  
Max.  
66.7  
10  
Min.  
Max.  
40  
Unit  
MHz  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
t
S
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Data Access Time  
Clock Cycle Time  
Clock HIGH Time  
Clock LOW Time  
Data Set-Up Time  
Data Hold Time  
2
10  
4.5  
4.5  
3.5  
0
2
15  
6
2
25  
10  
10  
6
15  
A
CLK  
CLKH  
CLKL  
DS  
6
4
0
1
DH  
Enable Set-Up Time  
Enable Hold Time  
3.5  
0
4
6
ENS  
ENH  
RS  
0
1
[8]  
Reset Pulse Width  
10  
8
15  
10  
10  
25  
15  
15  
Reset Set-Up Time  
RSS  
RSR  
RSF  
PRT  
RTR  
OLZ  
OE  
Reset Recovery Time  
8
Reset to Flag and Output Time  
Retransmit Pulse Width  
10  
15  
25  
60  
90  
0
60  
90  
0
60  
90  
0
Retransmit Recovery Time  
Output Enable to Output in Low Z  
Output Enable to Output Valid  
[9]  
[9]  
3
7
7
8
8
8
8
3
10  
8
3
12  
12  
15  
15  
15  
15  
Output Enable to Output in High Z  
Write Clock to Full Flag  
3
3
3
OHZ  
WFF  
REF  
PAF  
PAE  
SKEW1  
10  
10  
10  
10  
Read Clock to Empty Flag  
Clock to Programmable Almost-Full Flag  
Clock to Programmable Almost-Full Flag  
Skew Time betweenRead Clock and Write Clock  
for Empty Flag and Full Flag  
5
6
10  
18  
t
Skew Time betweenRead Clock and Write Clock  
for Almost-Empty Flag and Almost-Full Flag  
10  
15  
ns  
SKEW2  
Notes:  
8. Pulse widths less than minimum values are not allowed.  
9. Values guaranteed by design, not currently tested.  
5
 复制成功!