CY7C4282V
CY7C4292V
Depth Expansion Configuration
The CY7C4282V/92V can easily be adapted to applications
requiring more than 64K/128K words of buffering. Figure 3
shows Depth Expansion using three CY7C4282V/92Vs. Max-
imum depth is limited only by signal loading. Follow these
steps:
1. The first device must be designated by grounding the First
Load (FL) control input.
2. All other devices must have FL in the HIGH state.
3. The Expansion Out (XO) pin of each device must be tied to
the Expansion In (XI) pin of the next device.
4. EF and FF composite flags are created by ORing together
each individual respective flag.
XO
RCLK
REN
OE
WCLK
WEN
RS
7C4282V
7C4292V
D
Q
V
CC
FL
FF
EF
XI
XO
RCLK
REN
OE
WCLK
WEN
RS
7C4282V
DATAIN (D)
DATA OUT (Q)
D
7C4292V Q
V
CC
FL
FF
EF
XI
WRITECLOCK (WCLK)
WRITEENABLE (WEN)
READCLOCK (RCLK)
READENABLE (REN)
XO
WCLK
WEN
RCLK
REN
RESET(RS)
OUTPUTENABLE (OE)
RS 7C4282V
OE
7C4292V
D
Q
FF
EF
FF
EF
XI
FL
FIRST LOAD (FL)
4282V–25
Figure 3. Block Diagram of 64Kx9/128Kx9 Low-Voltage Deep Sync FIFO Memory
with Programmable Flags used in Depth Expansion Configuration
14
CYPRESS [ CYPRESS ]
