欢迎访问ic37.com |
会员登录 免费注册
发布采购

CX82100-42 参数 Datasheet PDF下载

CX82100-42图片预览
型号: CX82100-42
PDF下载: 下载PDF文件 查看货源
内容描述: 家庭网络处理器( HNP ) [Home Network Processor (HNP)]
分类和应用:
文件页数/大小: 226 页 / 1406 K
品牌: CONEXANT [ CONEXANT SYSTEMS, INC ]
 浏览型号CX82100-42的Datasheet PDF文件第41页浏览型号CX82100-42的Datasheet PDF文件第42页浏览型号CX82100-42的Datasheet PDF文件第43页浏览型号CX82100-42的Datasheet PDF文件第44页浏览型号CX82100-42的Datasheet PDF文件第46页浏览型号CX82100-42的Datasheet PDF文件第47页浏览型号CX82100-42的Datasheet PDF文件第48页浏览型号CX82100-42的Datasheet PDF文件第49页  
CX82100 Home Network Processor Data Sheet  
Table 2-3. CX82100 HNP Pin Signal Definitions (Continued)  
Pin Signal  
Pin No.  
I/O  
I/O Type  
Signal Name/Description  
SDRAM/SRAM Interface (Continued)  
MWE#  
B14  
E12  
O
Ot4  
Ot4  
SDRAM/SRAM Memory Write Enable. This active low output  
enables write access to SDRAM/SRAM. Connect to SDRAM/SRAM  
WE# input through 51 .  
SDRAM Clock Enable/SRAM A17.  
MCKE  
MCLK  
O
O
For SDRAM interface, this active high output enables the SDRAM  
clock. Connect to SDRAM CLKE input through 51 .  
For SRAM interface, this signal is address A17 output. Connect to  
SRAM A17 input through 51 .  
E14  
Ot4  
SDRAM Clock.  
For SDRAM interface, this signal supplies the clock to the SDRAM.  
Connect to SDRAM CLK input through 51 . All SDRAM signals  
are sampled on the positive (rising) edge.  
For SRAM interface, this pin not used. Leave open.  
General Purpose Input/Output (GPIO)  
Recommended GPIO usage is listed in Table 2-9.  
GPIO31  
GPIO27  
GPIO26  
GPIO24  
GPIO21  
GPIO20  
GPIO19  
GPIO18  
GPIO17  
GPIO8  
C6  
G4  
A8  
A1  
C3  
B1  
B2  
A2  
A3  
D5  
E5  
D6  
E6  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
O
Itpu/Ot4  
Itpu/Ot4  
Itpu/Ot4  
Itpu/Ot4  
Itpu/Ot4  
Itpu/Ot4  
Itpu/Ot4  
Itpu/Ot4  
Itpu/Ot4  
Itpu/Ot4  
Itpu/Ot4  
Itpu/Ot4  
Itpu/Ot4  
Application Dependent. Reset state = Z(pu).  
Application Dependent. Reset state = Z(pu).  
Application Dependent. Reset state = Z(pu).  
Application Dependent. Reset state = Z(pu).  
Application Dependent. Reset state = Z(pu).  
Application Dependent. Reset state = Z(pu).  
Application Dependent. Reset state = Z(pu).  
Application Dependent. Reset state = Z(pu).  
Application Dependent. Reset state = low.  
Application Dependent. Reset state = low.  
Application Dependent. Reset state = Z(pu).  
Application Dependent. Reset state = Z(pu).  
Application Dependent. Reset state = Z(pu).  
Test  
GPIO7  
GPIO6  
GPIO5  
O
O
TST[3:0]  
D4, A4, B4, C5  
Test Pins. Test configuration pins used only during the  
manufacturing/test process.  
For normal operation, connect TST[3:0] to ground.  
No Connect Pins (Balls)  
NC  
C1, C2, D2, D3,  
F7  
No Connect. These pins (solder balls) are not connected to  
internal circuitry. Leave open.  
Notes:  
1. I/O Types: See Table 2-4.  
2. Unless otherwise specified, output pins or input pins with internal pulldowns or pullups can be left open if not used.  
3. The Reset State notation indicates the state of the pin upon power-on and whether or not it has an internal pullup. Z means  
a high impedance state (an input) and pu/pd means the pin has an internal pullup/pulldown.  
101306C  
Conexant Proprietary and Confidential Information  
2-15  
 复制成功!