Quad Digital Control Amplifier
7
MX019
4.1.2 Timing
Timing (Figure 3)
Min.
250
250
150
50.0
150
200
Typ.
Max.
Units
ns
Serial Clock "High" Pulse Width
(tPWH
)
Serial Clock "Low" Pulse Width
Data Set-up Time
(tPWL
)
ns
(tDS)
(tDH)
ns
Data Hold Time
ns
Load/Latch Pulse Width
Load/Latch Delay
(tLLW
)
ns
(tLLD
)
ns
Load/Latch Over
(tLLO
)
0.0
2.0
ns
Serial Data Clock Frequency
MHz
SERIAL DATA CLOCK
t
PWH
t
8th
Clock
Pulse
Next
Clock
Pulse
PWL
tDH
t
SERIAL DATA IN
(ONE 8-BIT WORD)
DS
Logic '1'
Loaded
First
Loaded Last
BIT 0
BIT
6
BIT 1
BIT
7
t
LLD
LOAD/LATCH
LOAD/LATCH
t
LLO
t
LLW
Figure 3: Serial Control Data Loading Diagram
ꢀ1998 MX-COM, INC.
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
www.mxcom.com Tel: 800 638 5577 910 744 5050 Fax: 910 744 5054
Doc. # 20480077.006
All trademarks and service marks are held by their respective companies
CMLMICRO [ CML MICROCIRCUITS ]
