欢迎访问ic37.com |
会员登录 免费注册
发布采购

FX839D5 参数 Datasheet PDF下载

FX839D5图片预览
型号: FX839D5
PDF下载: 下载PDF文件 查看货源
内容描述: 模拟控制接口 [Analogue Control Interface]
分类和应用: 电信集成电路电信电路光电二极管
文件页数/大小: 22 页 / 1141 K
品牌: CMLMICRO [ CML MICROCIRCUITS ]
 浏览型号FX839D5的Datasheet PDF文件第9页浏览型号FX839D5的Datasheet PDF文件第10页浏览型号FX839D5的Datasheet PDF文件第11页浏览型号FX839D5的Datasheet PDF文件第12页浏览型号FX839D5的Datasheet PDF文件第14页浏览型号FX839D5的Datasheet PDF文件第15页浏览型号FX839D5的Datasheet PDF文件第16页浏览型号FX839D5的Datasheet PDF文件第17页  
Analogue Control Interface  
FX839  
DAC CONTROL Register (Hex address $D3)  
This register controls the resolution and the number of enabled DAC outputs:  
NBIT DAC1, NBIT DAC2, NBIT DAC3  
(Bit 7 to Bit 5)  
Bit 4  
These bits define the input resolutions for each of the four DACs. When 'NBIT  
DACn' is '0' the resolution of DACn is 8-Bits. When 'NBIT DACn is '1' the  
resolution of DACn is 10-Bits.  
Reserved for future use. This bit should be set to '0'.  
DAC1 ENABLE, DAC2 ENABLE, DAC3 ENABLE  
(Bit 3 to Bit 1)  
Bit 0  
These bits allow any one or more of the three DACs to be powered up. When '0'  
the DACn is powered down and the output is high impedance. When '1' the DAC  
is powered on and the output voltage is defined by the DAC Data Registers.  
Reserved for future use. This bit should be set to '0'.  
DAC1 DATA Register (Hex Address $D4)  
DAC2 DATA Register (Hex Address $D5)  
DAC3 DATA Register (Hex Address $D6)  
The data in these three registers sets the analogue voltage at the output of DAC1, DAC2 and DAC3. This data  
will consist of one or two bytes depending on the defined input resolution which is set by bits 7, 6 and 5 of the  
DAC Control Register. When operating with 10-bit resolution Bit 7 to Bit 2 of the DACn DATA Register second  
data byte must be set to "0".  
ADC CONTROL Register (Hex Address $D7)  
This register controls the resolution, active inputs and conversion modes of the ADC as described below:  
Bit 7  
Bit 6  
Reserved for future use. This bit should be set to '0'.  
Reserved for future use. This bit should be set to ‘1’.  
(On reset, this bit is set to ‘0’).  
READN  
(Bit 5)  
When this bit is set to '1' all active input channels are continuously sampled and  
the latest converted data stored for each channel. When this bit is set to ‘0’ all  
conversions are stopped so that they may be read.  
ADC1 ACTIVE, ADC2 ACTIVE, ADC3 ACTIVE, ADC4 ACTIVE  
(Bit 4 to Bit 1)  
These bits allow any one or more of the four ADC input channels to be enabled.  
When '0' the ADCINn input voltage is not converted. When '1' the ADCINn input  
is defined as active and the input voltage is converted.  
Note: ADC1 must always be enabled for any other channel to work.  
Reserved for future use. This bit should be set to ‘0’.  
(Bit 0)  
Consumer Microcircuits Limited  
13  
1997  
D/839/4  
 复制成功!