欢迎访问ic37.com |
会员登录 免费注册
发布采购

CMX608 参数 Datasheet PDF下载

CMX608图片预览
型号: CMX608
PDF下载: 下载PDF文件 查看货源
内容描述: [Integrated Input and Output Channel Filters]
分类和应用:
文件页数/大小: 70 页 / 3411 K
品牌: CMLMICRO [ CML MICROCIRCUITS ]
 浏览型号CMX608的Datasheet PDF文件第25页浏览型号CMX608的Datasheet PDF文件第26页浏览型号CMX608的Datasheet PDF文件第27页浏览型号CMX608的Datasheet PDF文件第28页浏览型号CMX608的Datasheet PDF文件第30页浏览型号CMX608的Datasheet PDF文件第31页浏览型号CMX608的Datasheet PDF文件第32页浏览型号CMX608的Datasheet PDF文件第33页  
RALCWI Vocoder  
CMX608/CMX618/CMX638  
5.9.  
C-BUS Interface  
This block provides for the transfer of data and control or status information between the internal registers  
of the CMX608/CMX618/CMX638 and the host µC, by using the C-BUS serial bus. Each transaction  
consists of a single Register Address byte sent from the µC, which may be followed by a data word sent  
from the µC (written into one of the Write-Only Registers), or a data word sent to the µC (read out from  
one of the Read-Only Registers). All C-BUS data words are a multiple of 8 bits wide, the width depending  
on the source or destination register. Note that certain C-BUS transactions require only an address byte to  
be sent from the µC, no data transfer being required. The operation of the C-BUS is illustrated in Figure  
16.  
Data sent from the µC on the CDATA (command data) line is clocked into the CMX608/CMX618/CMX638  
on the rising edge of the CLK input. Data sent from the CMX608/CMX618/CMX638 to the µC on the  
RDATA (reply data) line is valid when CLK is high. The CSN line must be held low during a data transfer  
and kept high between transfers. The C-BUS interface is compatible with most common µC serial  
interfaces and may also be easily implemented with general purpose µC I/O pins controlled by a simple  
software routine. Figure 18 gives detailed C-BUS timing requirements.  
C-BUS single byte command (no data)  
CSN  
Note:  
The CLK line may be high or  
low at the start and end of each  
transaction.  
CLK  
CDATA  
7
6
5
4
3
2
1
0
MSB  
LSB  
Address  
Hi-Z  
RDATA  
= Level not important  
C-BUS n-bit register write (n, a multiple of 8, depends on the type of C-BUS transaction)  
CSN  
CLK  
CDATA  
RDATA  
7
MSB  
6
5
4
3
2
1
0
LSB  
n-1 n-2 n-3  
2
1
0
LSB  
MSB  
Address  
Write data  
Hi-Z  
C-BUS n-bit register read (n, a multiple of 8, depends on the type of C-BUS transaction)  
CSN  
CLK  
CDATA  
RDATA  
7
MSB  
6
5
4
3
2
1
0
LSB  
Address  
Hi-Z  
n-1 n-2 n-3  
2
1
0
MSB  
LSB  
Read data  
Figure 16 Basic C-BUS Transactions  
2014 CML Microsystems Plc  
29  
D/608_18_38/11  
 
 复制成功!