欢迎访问ic37.com |
会员登录 免费注册
发布采购

CMX228S1 参数 Datasheet PDF下载

CMX228S1图片预览
型号: CMX228S1
PDF下载: 下载PDF文件 查看货源
内容描述: ISDN协议引擎的D - 通道数据 [ISDN Protocol Engine with D - channel Data]
分类和应用: 电信集成电路电信电路综合业务数字网
文件页数/大小: 38 页 / 362 K
品牌: CMLMICRO [ CML MICROCIRCUITS ]
 浏览型号CMX228S1的Datasheet PDF文件第30页浏览型号CMX228S1的Datasheet PDF文件第31页浏览型号CMX228S1的Datasheet PDF文件第32页浏览型号CMX228S1的Datasheet PDF文件第33页浏览型号CMX228S1的Datasheet PDF文件第34页浏览型号CMX228S1的Datasheet PDF文件第35页浏览型号CMX228S1的Datasheet PDF文件第36页浏览型号CMX228S1的Datasheet PDF文件第38页  
ISDN Data and Telephony Protocol Engine (inc. X.25)  
CMX228  
Read/Write operation (2/2)  
Parameter  
Symbol  
Conditions  
Min.  
Max.  
Units  
VDD = +5.0 V ± 10%  
(1.5 + n) T - 30  
ns  
Data setup time (to WR)  
-
tSODW  
(1.5 + n) T - 40  
0.5T - 5  
0.5T - 25  
0.5T - 12  
(1.5 + n) T - 30  
(1.5 + n) T - 40  
ns  
ns  
-
-
Data hold time (to WR)Note 1  
tHWOD  
VDD = +5.0V ± 10%  
VDD = +5.0V ± 10%  
ns  
ns  
-
-
Delay from WRto ASTB•  
WR low-level width  
tDWST  
tWWL  
ns  
ns  
-
-
Note 1: Hold time includes the time during which VOH1 and VOL1 are held under the load conditions of CL = 50 pF and RL = 4.7 kW.  
Bus Hold timing  
Parameter  
Symbol  
Conditions  
Min.  
Max.  
Units  
(6 + a + n) T + 50  
(7 + a + n) T + 30  
ns  
ns  
Delay from WAITNto float  
Delay from WAITNto STN•  
-
-
tFHQC  
VDD = +5.0 V ± 10%  
tDHQHHAH  
(7 + a + n) T + 40  
1T + 30  
ns  
ns  
-
-
Delay from float to STN•  
tDCFHA  
VDD = +5.0 V ± 10%  
VDD = +5.0 V ± 10%  
2T + 40  
2T + 60  
ns  
Delay from WAITNto STN¯  
-
tDHQLHAL  
ns  
ns  
-
1T - 20  
1T - 30  
Delay from STN¯ to active  
-
-
tDHAC  
ns  
Miscellaneous timing  
Parameter  
Symbol  
Conditions  
Min.  
Max.  
Units  
ASTB cycle time  
ASTB low-level width  
nT  
ns  
ns  
-
-
tCYCL  
tCLL  
VDD = +5.0 V ± 10%  
VDD = +5.0 V ± 10%  
0.5 tCYCL- 10  
0.5 tCYCL- 20  
0.5 tCYCL- 10  
0.5 tCYCL- 20  
-
-
ASTB high-level width  
ns  
ns  
-
tCLH  
-
10  
20  
10  
20  
ASTB rise time  
ASTB fall time  
VDD = +5.0 V ± 10%  
VDD = +5.0 V ± 10%  
tCLR  
tCLF  
-
-
ns  
ns  
-
NMI low-level width  
NMI high-level width  
10  
10  
µs  
µs  
-
-
tWNIL  
tWNIH  
RSTN low-level width  
RSTN high-level width  
10  
10  
µs  
µs  
-
-
tWRSL  
tWRSH  
Where:  
T = tCYK (system clock cycle time)  
a = 1 (during address wait), otherwise, 0.  
n = Number of wait states (n = 2).  
ã 1999 Consumer Microcircuits Limited  
ã 1999 Chiron Technology Limited  
37  
D/228/1  
 复制成功!