欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS8904-CM3 参数 Datasheet PDF下载

CS8904-CM3图片预览
型号: CS8904-CM3
PDF下载: 下载PDF文件 查看货源
内容描述: 以太网收发器 [ETHERNET TRANSCEIVER]
分类和应用: 以太网以太网:16GBASE-T
文件页数/大小: 34 页 / 1234 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS8904-CM3的Datasheet PDF文件第9页浏览型号CS8904-CM3的Datasheet PDF文件第10页浏览型号CS8904-CM3的Datasheet PDF文件第11页浏览型号CS8904-CM3的Datasheet PDF文件第12页浏览型号CS8904-CM3的Datasheet PDF文件第14页浏览型号CS8904-CM3的Datasheet PDF文件第15页浏览型号CS8904-CM3的Datasheet PDF文件第16页浏览型号CS8904-CM3的Datasheet PDF文件第17页  
CS8904  
Crystal LAN™ Quad Ethernet Transceiver  
3.2.1 Encoder  
3.2.3 Clock and Data Recovery  
The encoder converts NRZ data from the digital  
When the receiver is idle, the phase-lock loop  
controller and a 10 MHz Transmit Clock signal into (PLL) is locked to the internal clock signal. The  
a serial stream of Manchester data. The Transmit  
Clock is produced by an on-chip oscillator circuit  
that is driven by either an external 20 MHz quartz  
assertion of the Carrier Sense signal interrupts the  
PLL. When it restarts, it locks on the incoming  
data. The receive clock is then compared to the  
crystal or a TTL-level CMOS clock input. The incoming data at the bit cell center and any phase  
encoded signal is routed to the 10BASE-T difference is corrected. The PLL remains locked as  
transceiver.  
long as the receiver input signal is valid. Once the  
PLL has locked on the incoming data, the ENDEC  
converts the Manchester data to NRZ and passes  
the decoded data and the recovered clock to the  
digital controller for further processing.  
3.2.2 Carrier Detection  
The internal Carrier Detection circuit informs the  
digital controller that valid receive data is present  
by asserting the Carrier Detect (CD) signal as soon  
it detects a valid Ethernet preamble. During normal  
packet reception, Carrier Detect remains asserted  
while the frame is being received, and is de-  
asserted after the last low-to-high transition of the  
End-of-Frame (EOF) sequence. Whenever the  
receiver is idle (no receive activity), Carrier Detect  
remains de-asserted.  
3.3 10BASE-T Transceiver  
The CS8904 includes integral 10BASE-T  
transceivers that are compliant with the relevant  
portions of clause 14 of the Ethernet standard  
(ISO/IEC 8802-3:1996). It includes all analog and  
digital circuitry needed to interface the CS8904  
directly to a simple isolation transformer (see  
Figure 2 for a connection diagram). Figure 5  
provides a block diagram of one of the 10BASE-T  
transceivers.  
Auto-Negotiation and Link  
Control and Status  
10BASE-T Transceiver  
Auto-Negotiation  
and Link Pulse  
Rx+  
Rx-  
RX  
Comparator  
RX  
TX  
RX Filters  
TX Drivers  
ENDEC  
Tx+  
Tx-  
TX Pre-  
Distortion  
TX Filters  
Filter Tuning  
Figure 5. 10BASE-T Transceiver  
CIRRUS LOGIC ADVANCED PRODUCT DATABOOK  
DS191PP2  
13