欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS2000-CP-DZZR 参数 Datasheet PDF下载

CS2000-CP-DZZR图片预览
型号: CS2000-CP-DZZR
PDF下载: 下载PDF文件 查看货源
内容描述: [PHASE LOCKED LOOP, 75MHz, PDSO10, 3 MM, LEAD FREE, MO-187, MSOP-10]
分类和应用: 光电二极管
文件页数/大小: 32 页 / 594 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS2000-CP-DZZR的Datasheet PDF文件第1页浏览型号CS2000-CP-DZZR的Datasheet PDF文件第2页浏览型号CS2000-CP-DZZR的Datasheet PDF文件第3页浏览型号CS2000-CP-DZZR的Datasheet PDF文件第5页浏览型号CS2000-CP-DZZR的Datasheet PDF文件第6页浏览型号CS2000-CP-DZZR的Datasheet PDF文件第7页浏览型号CS2000-CP-DZZR的Datasheet PDF文件第8页浏览型号CS2000-CP-DZZR的Datasheet PDF文件第9页  
CS2000-CP  
1. PIN DESCRIPTION  
SDA/CDIN  
SCL/CCLK  
AD0/CS  
VD  
10  
9
1
2
3
4
5
GND  
8
CLK_OUT  
AUX_OUT  
CLK_IN  
XTI/REF_CLK  
XTO  
7
6
Pin Name  
VD  
#
1
2
3
4
Pin Description  
Digital Power (Input) - Positive power supply for the digital and analog sections.  
Ground (Input) - Ground reference.  
GND  
CLK_OUT  
PLL Clock Output (Output) - PLL clock output.  
Auxiliary Output (Output) - This pin outputs a buffered version of one of the input or output clocks,  
or a status signal, depending on configuration.  
AUX_OUT  
CLK_IN  
5
Frequency Reference Clock Input (Input) - Clock input for the Digital PLL frequency reference.  
6
7
Crystal Connections (XTI/XTO) / Timing Reference Clock Input (REF_CLK)  
XTI/XTO are I/O pins for an external crystal which may be used to generate the low-jitter PLL input  
clock. REF_CLK is an input for an externally generated low-jitter reference clock.  
XTO  
XTI/REF_CLK  
8
9
Address Bit 0 (I²C) / Control Port Chip Select (SPI™) (Input) - AD0 is a chip address pin in I²C  
Mode. CS is the chip select signal in SPI Mode.  
AD0/CS  
Control Port Clock (Input) - SCL/CCLK is the serial clock for the serial control port in I²C and SPI  
mode.  
SCL/CCLK  
SDA/CDIN  
10 Serial Control Data (Input/Output) - SDA is the data I/O line in I²C Mode. CDIN is the input data  
line for the control port interface in SPI Mode.  
4
DS761A2