欢迎访问ic37.com |
会员登录 免费注册
发布采购

CL-PD6710-VC-A 参数 Datasheet PDF下载

CL-PD6710-VC-A图片预览
型号: CL-PD6710-VC-A
PDF下载: 下载PDF文件 查看货源
内容描述: [PCMCIA Bus Controller, MOS, PQFP144, VQFP-144]
分类和应用: PC
文件页数/大小: 128 页 / 1552 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CL-PD6710-VC-A的Datasheet PDF文件第36页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第37页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第38页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第39页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第41页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第42页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第43页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第44页  
CL-PD6710/’22  
ISA–to–PC-Card Host Adapters  
6.3 Power Control  
Register Name: Power Control  
Index: 02h  
Register Per: socket  
Register Compatibility Type: 365  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Power  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Compatibility  
Bit  
Card Enable  
RW:0  
Auto-Power  
RW:0  
V
Compatibility Bits  
V
1 Power  
CC  
PP  
RW:00  
RW:0  
RW:0  
RW:00  
Table 6-1. Enabling of Socket Power Controls  
Power Control  
Interface Status  
Register  
(see page 38)  
Register  
-CD1 and  
-CD2 Both  
Active  
-VCC_3  
and  
VPP1_PGM  
PWR-  
GOOD  
Level  
and  
-VCC_5  
Levels  
VPP1_VCC  
Levels  
Bit 4:  
Bit 5:  
Auto-  
Power  
Low  
Bit 6: Card  
Power On  
V
CC  
Power  
Low  
X
0
X
X
X
X
0
0
Inactive high  
Inactive high  
Inactive low  
Inactive low  
High  
Activated per  
Power Control  
register,  
Activated per  
Misc Control 1  
register, bit 1  
High  
High  
High  
1
1
1
0
1
1
X
1
0
1
bits 1 and 0  
No  
Yes  
Inactive high  
Inactive low  
Activated per  
Power Control  
register,  
Activated per  
Misc Control 1  
register, bit 1  
bits 1 and 0  
Table 6-2. Enabling of Outputs to Card Socket  
Power Control Register  
PWR-  
GOOD  
Level  
-CD1 and  
-CD2 Both  
Active Low  
CL-PD67XX Signal  
Outputs to Socket  
Bit 4:  
Power  
Bit 7:  
Card Enable  
V
CC  
Low  
High  
High  
High  
High  
High  
X
X
X
0
0
1
1
X
X
0
1
0
1
High impedance  
High impedance  
High impedance  
Enabled  
No  
Yes  
Yes  
Yes  
Yes  
High impedance  
Enabled  
40  
May 1997  
CHIP CONTROL REGISTERS  
PRELIMINARY DATA SHEET v3.1