欢迎访问ic37.com |
会员登录 免费注册
发布采购

CDB53L32A 参数 Datasheet PDF下载

CDB53L32A图片预览
型号: CDB53L32A
PDF下载: 下载PDF文件 查看货源
内容描述: 低电压,立体声A / D转换器 [Low Voltage, Stereo A/D Converter]
分类和应用: 转换器
文件页数/大小: 40 页 / 720 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CDB53L32A的Datasheet PDF文件第2页浏览型号CDB53L32A的Datasheet PDF文件第3页浏览型号CDB53L32A的Datasheet PDF文件第4页浏览型号CDB53L32A的Datasheet PDF文件第5页浏览型号CDB53L32A的Datasheet PDF文件第6页浏览型号CDB53L32A的Datasheet PDF文件第7页浏览型号CDB53L32A的Datasheet PDF文件第8页浏览型号CDB53L32A的Datasheet PDF文件第9页  
CS53L32A
Low Voltage, Stereo A/D Converter
F
EATURES
20-Pin TSSOP package
1.8 V to 3.3 V supply
24-bit conversion / 96 kHz sample rate
98 dB dynamic range at 3 V supply
-88 dBFS THD+N
Low power consumption
– 11 mW at 1.8 V
D
ESCRIPTION
The CS53L32A is a highly integrated, 24-bit, 96 kHz au-
dio ADC providing stereo analog-to-digital converters
using delta-sigma conversion techniques. This device in-
cludes volume control and line level inputs in a 20-pin
TSSOP package.
The CS53L32A is based on delta-sigma modulation al-
lowing infinite adjustment of the sample rate between
2 kHz and 100 kHz simply by changing the master clock
frequency.
The CS53L32A contains adjustable analog gain, a 2:1
input mux, and digital attenuation.
The CS53L32A operates from a +1.8 V to +3.3 V supply.
These features are ideal for portable MP3 players, MD
recorders/players, digital camcorders, PDAs, set-top
boxes, and other portable systems that require extreme-
ly low power consumption in a minimum of space.
Up to 32 dB gain
– 20 dB gain step
– 12 dB variable input gain, 1 dB steps
– Changes made at zero crossings
Stereo inputs
Digital volume control
– 96 dB attenuation, 1 dB step size
– Mute
– Soft ramping
2:1 Input mux
ORDERING INFORMATION
CS53L32A-KZ
20-pin TSSOP
-10 to 70 °C
CS53L32A-KZZ 20-pin TSSOP
-10 to 70 °C
CS53L32A-BZ
20-pin TSSOP
-40 to 85 °C
CDB53L32A
Evaluation Board
Lead free
II
SCL/CCLK/ ChSEL SDA/CDIN/DIF
RST
VA
VL
AD0/CS/DIV
Control Port
AIN_L1
Serial Port
LRCK
SCLK
SDOUT
Attenuator
0-96 dB
Attenuator
0-96 dB
ADC
Digital
Filters
Gain
AIN_L2
ADC
AIN_R1
Gain
AIN_R2
GND
VQ
MCLK
FILT+
REF_GND
AFLTL
AFLTR
http://www.cirrus.com
Copyright
©
Cirrus Logic, Inc. 2004
(All Rights Reserved)
OCT ‘04
DS513F1