欢迎访问ic37.com |
会员登录 免费注册
发布采购

CDB4362 参数 Datasheet PDF下载

CDB4362图片预览
型号: CDB4362
PDF下载: 下载PDF文件 查看货源
内容描述: 114分贝192千赫6声道D / A转换器 [114 dB, 192 kHz 6-Channel D/A Converter]
分类和应用: 转换器
文件页数/大小: 42 页 / 803 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CDB4362的Datasheet PDF文件第2页浏览型号CDB4362的Datasheet PDF文件第3页浏览型号CDB4362的Datasheet PDF文件第4页浏览型号CDB4362的Datasheet PDF文件第5页浏览型号CDB4362的Datasheet PDF文件第7页浏览型号CDB4362的Datasheet PDF文件第8页浏览型号CDB4362的Datasheet PDF文件第9页浏览型号CDB4362的Datasheet PDF文件第10页  
CS4362
ANALOG CHARACTERISTICS
(Continued)
Parameters
Analog Output - All PCM modes and DSD
Full Scale Differential Output Voltage
Quiescent Voltage
Max Current from V
Q
Interchannel Gain Mismatch
Gain Drift
Output Impedance
AC-Load Resistance
Load Capacitance
Symbol
V
FS
V
Q
I
QMAX
Min
86% V
A
-
-
-
-
-
3
-
Typ
91% V
A
50% V
A
1
0.1
100
100
-
-
Max
96% V
A
-
-
-
-
-
-
100
Units
Vpp
VDC
μA
dB
ppm/°C
Ω
pF
Z
OUT
R
L
C
L
POWER AND THERMAL CHARACTERISTICS
Parameters
Power Supplies
normal operation, V
A
= 5 V
V
D
= 5 V
V
D
= 3.3 V
Interface current, VLC=5 V
VLS=5 V
power-down state (all supplies)
Power Dissipation
VA = 5 V, VD = 3.3 V
normal operation
power-down
VA = 5 V, VD = 5 V
normal operation
power-down
Package Thermal Resistance
multi-layer
dual-layer
Power Supply Rejection Ratio
(1 kHz)
(60 Hz)
Power Supply Current
I
A
I
D
I
D
I
LC
I
LS
I
pd
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
50
38
25
2
84
200
335
1
440
1
48
65
15
60
40
55
60
40
-
-
-
410
-
575
-
-
-
-
-
-
mA
mA
mA
μA
μA
μA
mW
mW
mW
mW
°C/Watt
°C/Watt
°C/Watt
dB
dB
Symbol
Min
Typ
Max
Units
θ
JA
θ
JA
θ
JC
PSRR
Notes:
4. V
FS
is tested under load R
L
and includes attenuation due to Z
OUT
5. Current consumption increases with increasing FS within a given speed mode and is signal dependant.
Max values are based on highest FS and highest MCLK.
6. I
LC
measured with no external loading on the SDA pin.
7. This specification is violated when the VLC supply is greater than VD and when pin 16 (M1/SDA) is tied
or pulled low. Logic tied to pin 16 needs to be able to sink this current.
8. Power Down Mode is defined as RST pin = Low with all clock and data lines held static.
9. Valid with the recommended capacitor values on FILT+ and VQ as shown in Figures
5
and
6
DS257F2