CS5106
Electrical Characteristics: T
J
= -40¡C to 125¡C, V
SS
= 9 to 16V, V
5REF
I
LOAD
= 2mA, SYNC
OUT
Free Running, unless other-
wise specified. For All Specs: UVSD=6V, OVSD = 0V, ENABLE = 0V, I
LIM(1,2)
= 0,V
FB(1,2)
= 3V,R
FADJ
= R
DLYSET
= 27.4k�½.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
s
GATE 2, 2B Non-Overlap Delay
GATE2 Turn-on Delay
from GATE2B
GATE2B Turn-on Delay
from GATE2
Measure delay from GATE2B going low
@1.7V to GATE2 going high @1.7V.
Measure delay from GATE2 going low
@1.7V to GATE2B going high @1.7V.
20.0
20.0
45.0
45.0
70.0
70.0
ns
ns
s
GATE 1, 2, 2B Rise & Fall Times V
SS
=12V,V
CC
=V
SS
-V
DON
GATE1 Rise Time
Measure GATE1 Rise Time from
90% to 10%. C
LOAD
= 150pF.
GATE1 Fall Time
Measure GATE1 Fall Time from
10% to 90%. C
LOAD
= 150pF.
GATE2 Rise Time
Measure GATE2 Rise Time from
90% to10%. C
LOAD
= 50pF.
GATE2 Fall Time
Measure GATE2 Fall Time from
10% to 90%. C
LOAD
= 50pF.
GATE2B Rise Time
Measure GATE2B Rise Time from
90% to10%. C
LOAD =
50pF.
GATE2B Fall Time
Measure GATE2B Fall Time from
10% to 90%. C
LOAD
= 50pF.
50.0
80.0
ns
30.0
50.0
15.0
50.0
15.0
60.0
80.0
30.0
80.0
30.0
ns
ns
ns
ns
ns
Package Lead Description
PACKAGE LEAD #
LEAD SYMBOL
FUNCTION
1
UVSD
Undervoltage shutdown lead. Typically this lead is connected through a
resistor divider to the main high voltage (V
IN
) line. If the voltage on this lead
is less than 5V then a fault is initiated such that GATE1, GATE2 and GATE2B
go low.
Overvoltage shutdown lead. Typically this lead is connected through a resistor
divider to the main high voltage (V
IN
) line. If the voltage on this lead exceeds
5V then a fault is initiated such that GATE1, GATE2 and GATE2B go low.
5V reference output lead. Capable of 20mA nominal output. If this lead falls
to 4.5V, a fault is initiated such that GATE1, GATE2 and GATE2B go low.
Auxiliary error amplifier minus input. This lead is compared to 1.2V nominal
on the auxiliary error amp plus lead and represents the V
SS
voltage divided
by ten.
Auxiliary error amplifier output lead. Source current 300µA max.
Output undervoltage timing capacitor lead. If the controlled output voltages
of either the main or the auxiliary supply are such that either V
FB1
or V
FB2
is
greater that 4.1V nominal, then capacitor from OUVDELAY to ground will
begin charging. If the over voltage duration is such that the OUVDELAY
voltage exceeds 5V, then a fault will be initiated such that GATE1, GATE2
and GATE2B will go low.
Pulse by pulse over current protection lead for the auxiliary PWM. A voltage
exceeding 1.2V nominal on I
LIM1
will cause GATE1 to go low. A voltage
exceeding 1.4V nominal on I
LIM1
will cause GATE1 to go low for at least two
clock cycles.
Current Ramp Input Lead for the Auxiliary PWM. A voltage which is linear
with respect to current in the primary side of the auxiliary trans former is
usually represented on this lead. A voltage exceeding V
FB1
- 0.13 on RAMP1
will cause GATE1 to go low.
2
OVSD
3
4
V
5REF
OAM
5
6
OAOUT
OUVDELAY
7
I
LIM1
8
RAMP1
6
CHERRY [ CHERRY SEMICONDUCTOR CORPORATION ]
