CM6802SAH/SBH (Turbo-Speed PFC+Green PWM)
EPA/85+ ZVS-Like PFC+PWM COMBO CONTROLLER
http://www.championmicro.com.tw
Design for High Efficient Power Supply at both Full Load and Light Load
PWM Control (RAMP2)
When the PWM section is used in current mode, RAMP2 is
generally used as the sampling point for voltage
A filter network is recommended between VCC (pin 13) and
bootstrap winding. The resistor of the filter can be set as
following.
a
representing the current on the primary of the PWM’s output
transformer, derived either by a current sensing resistor or a
current transformer. In voltage mode, it is the input for a ramp
voltage generated by a second set of timing components
(RRAMP2, CRAMP2),that will have a minimum value of zero volts
and should have a peak value of approximately 5V. In voltage
mode operation, feed-forward from the PFC output buss is an
excellent way to derive the timing ramp for the PWM stage.
RFILTER x IVCC ~ 2V, IVCC = IOP + (QPFCFET + QPWMFET ) x fsw
I
OP = 3mA (typ.)
EXAMPLE:
With a wanting voltage called, VBIAS ,of 18V, a VCC of 15V
and the CM6802SAH/SBH driving a total gate charge of 90nC
at 100kHz (e.g. 1 IRF840 MOSFET and 2 IRF820 MOSFET),
the gate driver current required is:
Soft Start (SS)
Start-up of the PWM is controlled by the selection of the
external capacitor at SS. A current source of 10μA supplies
IGATEDRIVE = 100kHz x 90nC = 9mA
the charging current for the capacitor, and start-up of the
PWM begins at SS~1.8V. Start-up delay can be programmed
by the following equation:
V
BIAS − VCC
RBIAS
RBIAS
=
=
I
CC + I
G
18V −15V
5mA + 9mA
10μA
SS = tDELAY x
C
1.8V
Choose RBIAS = 214Ω
where CSS is the required soft start capacitance, and the tDEALY
is the desired start-up delay.
The CM6802SAH/SBH should be locally bypassed with a
1.0μF ceramic capacitor. In most applications, an electrolytic
It is important that the time constant of the PWM soft-start
allow the PFC time to generate sufficient output power for the
PWM section. The PWM start-up delay should be at least
5ms.
capacitor of between 47 μ F and 220 μ F is also required
across the part, both for filtering and as part of the start-up
bootstrap circuitry.
Solving for the minimum value of CSS
:
Leading/Trailing Modulation
10μA
≒ 27nF
CSS = 5ms x
1.8V
Conventional Pulse Width Modulation (PWM) techniques
employ trailing edge modulation in which the switch will turn on
right after the trailing edge of the system clock. The error
amplifier output is then compared with the modulating ramp up.
The effective duty cycle of the trailing edge modulation is
determined during the ON time of the switch. Figure 4 shows a
typical trailing edge control scheme.
Caution should be exercised when using this minimum soft
start capacitance value because premature charging of the
SS capacitor and activation of the PWM section can result if
VFB is in the hysteresis band of the 380V-OK comparator at
start-up. The magnitude of VFB at start-up is related both to
line voltage and nominal PFC output voltage. Typically, a
0.05μF soft start capacitor will allow time for VFB and PFC
out to reach their nominal values prior to activation of the
PWM section at line voltages between 90Vrms and 265Vrms.
Generating VCC
After turning on CM6802SAH/SBH at 13V, the operating
voltage can vary from 10V to 17.9V. That’s the two ways to
generate VCC. One way is to use auxiliary power supply
around 15V, and the other way is to use bootstrap winding to
self-bias CM6802SAH/SBH system. The bootstrap winding
can be either taped from PFC boost choke or from the
transformer of the DC to DC stage. The ratio of winding
transformer for the bootstrap should be set between 18V and
15V.
2009/11/02 Rev. 1.5
Champion Microelectronic Corporation
20
CHAMP [ CHAMPION MICROELECTRONIC CORP. ]
