欢迎访问ic37.com |
会员登录 免费注册
发布采购

CM3205 参数 Datasheet PDF下载

CM3205图片预览
型号: CM3205
PDF下载: 下载PDF文件 查看货源
内容描述: DDR VDDQ和终止稳压器 [DDR VDDQ and Termination Voltage Regulator]
分类和应用: 稳压器双倍数据速率
文件页数/大小: 10 页 / 228 K
品牌: CALMIRCO [ CALIFORNIA MICRO DEVICES CORP ]
 浏览型号CM3205的Datasheet PDF文件第2页浏览型号CM3205的Datasheet PDF文件第3页浏览型号CM3205的Datasheet PDF文件第4页浏览型号CM3205的Datasheet PDF文件第5页浏览型号CM3205的Datasheet PDF文件第7页浏览型号CM3205的Datasheet PDF文件第8页浏览型号CM3205的Datasheet PDF文件第9页浏览型号CM3205的Datasheet PDF文件第10页  
PRELIMINARY
CM3205
Functional Block Diagram
3.3V
S hut
Down
2.50V, 5A
1.22V
VDDQ/2, 2.5A
CM3205
Application Information
Powering DDR Memory
Double-Data-Rate (DDR) memory has provided a huge
step in performance for personal computers, servers
and graphic systems. As is apparent in its name, DDR
operates at double the data rate of earlier RAM, with
two memory accesses per cycle versus one. DDR
SDRAM's transmit data at both the rising falling edges
of the memory bus clock.
DDR’s use of Stub Series Terminated Logic (SSTL)
topology improves noise immunity and power-supply
rejection, while reducing power dissipation. To achieve
this performance improvement, DDR requires more
complex power management architecture than previ-
ous RAM technology.
Unlike the conventional DRAM technology, DDR
SDRAM uses differential inputs and a reference volt-
age for all interface signals. This increases the data
bus bandwidth, and lowers the system power con-
sumption. Power consumption is reduced by lower
operating voltage, a lower signal voltage swing associ-
ated with Stub Series Terminated Logic (SSTL_2) and
by the use of a termination voltage, V
TT
. SSTL_2 is an
industry standard, defined in JEDEC document
©
2006 California Micro Devices Corp. All rights reserved.
JESD8-9. SSTL_2 maintains high-speed data bus sig-
nal integrity by reducing transmission reflections.
JEDEC further defines the DDR SDRAM specification
in JESD79C.
DDR memory requires three tightly regulated voltages:
V
DDQ
, V
TT
, and V
REF
(see
Figure 1).
In a typical
SSTL_2 receiver, the higher current V
DDQ
supply volt-
age is normally 2.5V with a tolerance of ±200-mV. The
active bus termination voltage, V
TT
, is half of V
DDQ
.
V
REF
is a reference voltage that tracks half of V
DDQ
, ±
1%, and is compared with the V
TT
terminated signal at
the receiver. V
TT
must be within ±40-mV of V
REF
.
VDDQ
VTT (=VDDQ/2)
Rt = 25
Rs = 25
VDDQ
Line
Receiver
VREF (=VDDQ/2)
Transmitter
Figure 1. Typical DDR terminations, Class II
6
490 N. McCarthy Blvd., Milpitas, CA 95035-5112
l
Tel: 408.263.3214
l
Fax: 408.263.7846
l
www.cmd.com
05/08/06