TMC22091/TMC22191
PRODUCT SPECIFICATION
Table 12. Standard Timing Parameters
Timing Register (hex)
Field Horizontal Pixel PXCK
2
2
Rate
(Hz)
Freq.
(kHz)
Rate
Freq. SY BR BU CBP XBP VA VC VB Note 1 FP EL EH SL SH CBL
Standard
(Mpps) (MHz) 10 11 12
13
14
15 16 17
18
19 1A 1B 1C 1D
1E
NTSC sqr. 59.94 15.734266 12.27 24.54 3A 07 1F
pixel
0F
23
8B 05 77
65
12 1C 6A 4C 3A
52
NTSC
CCIR-601
59.94 15.734266 13.50 27.00 40 08 22
13
12
21
22
21
13
13
15
3F CA 1D 9D
54 F7 30 B5
65
65
75
65
75
61
65
65
13 1F 8E 6E 3F
15 21 A6 84 43
19 23 B5 93 45
16 20 90 71 3F
19 23 BD 9A 47
18 1D 70 53 3A
1A 1F 8E 6E 3F
1B 21 A5 84 42
59
5F
61
58
62
52
57
5D
NTSC 4x 59.94 15.734266 14.32 28.64 43 09 24
F
SC
PAL sqr.
pixel
50.00 15.625000 14.75 29.50 45 0D 21
50.00 15.625000 13.50 27.00 40 0C 1E
50.00 15.625000 15.00 30.00 46 0D 22
60.00 15.750000 12.50 25.01 3E 0B 1C
60.00 15,750000 13.50 27.00 44 0C 1E
6D 03 2B B7
4D BE 0E 93
PAL
CCIR-601
PAL 15
Mpps
73
26
26
11 31 BF
86 FE 8B
PAL-M
sqr.pixel
PAL-M
CCIR-601
Bf
12 99
PAL-M 4x 60.00 15,750000 14.30 28.60 47 0D 20
4C E8 22 AC
F
SC
Notes:
1. XBP, VA, VC, and VB are 10-bit values. The 2 MSBs for these four variables are in Timing Register 18. See Table 3.
2. EH and SL are 9-bit values. A most significant "1" is forced by the TMC22x91 since EH and SL must range from 256 to 511.
EH and SL may be extended to 767. Only the eight LSBs are stored in Timing Registers 1B and 1C.
3. Every calculated timing parameter has a minimum value of 5 except EH and SL which have minimum values of 256.
VITS Insertion
Subcarrier Programming
In both NTSC and PAL, the TMC22x91 can be set up to
allow Vertical Interval Test Signals (VITS) in the vertical
interval in place of normal black burst lines (UBB). This is
controlled by Interface Control Register bit 7. If this bit is
LOW, UBB lines are black burst and are independent of
TMC22x91 input data. If the bit is HIGH, all vertical interval
UBB lines become UVV. UVV lines are active video and
depend upon data input to the TMC22x91. VITS lines may
carry special test signals or pass captioning data through the
encoder.
The color subcarrier is produced by an internal 32-bit digital
frequency synthesizer which is completely programmable in
frequency and phase. Separate registers are provided for phase
adjustment of the color burst and of the active video, permit-
ting external delay compensation and color adjustment.
In Master or Slave mode, the subcarrier is internally syn-
chronized to establish and maintain a specified relationship
between the falling edge of horizontal sync and color burst
phase (SCH). In NTSC and PAL, SCH synchronization is
performed every eight fields, on field 1 of the eight-field
sequence. Proper subcarrier phase is maintained through the
entire eight fields, including the 25 Hz offset in PAL
systems. See the description of 8FSUBR under Test Control
Register bit 1 for the subcarrier reset function.
Edge Control
SMPTE 170M NTSC and Report 624 PAL video standards
call for specific rise and fall times on critical portions of the
video waveform. The TMC22x91 does this automatically.
The TMC22x91 digitally defines slopes compatible with
SMPTE 170M NTSC or CCIR Report 624 PAL on:
In Genlock mode, the phase and relative frequency of the
incoming video are transmitted by the TMC22071 Genlock-
ing Video Digitizer over the CVBS bus at the beginning of
each line, which synchronize the digital subcarrier synthe-
sizer. When key control register bit BUKEN is HIGH and
digitized burst from the TMC22071 is passed through to the
reconstruction D/A converter, the reference subcarrier for the
chrominance modulator is still synthesized within the
encoder.
1. H and V Sync leading and trailing edges.
2. Burst envelope.
3. Active video leading and trailing edges.
32
CADEKA [ CADEKA MICROCIRCUITS LLC. ]
