欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMC22052AKHC 参数 Datasheet PDF下载

TMC22052AKHC图片预览
型号: TMC22052AKHC
PDF下载: 下载PDF文件 查看货源
内容描述: 多标准数字视频解码器三线自适应梳状解码器系列, 8和10位 [Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit]
分类和应用: 解码器
文件页数/大小: 84 页 / 515 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号TMC22052AKHC的Datasheet PDF文件第3页浏览型号TMC22052AKHC的Datasheet PDF文件第4页浏览型号TMC22052AKHC的Datasheet PDF文件第5页浏览型号TMC22052AKHC的Datasheet PDF文件第6页浏览型号TMC22052AKHC的Datasheet PDF文件第8页浏览型号TMC22052AKHC的Datasheet PDF文件第9页浏览型号TMC22052AKHC的Datasheet PDF文件第10页浏览型号TMC22052AKHC的Datasheet PDF文件第11页  
PRODUCT SPECIFICATION
TMC22x5yA
Pin Descriptions
(cont.)
Pin Name
DREF
Pin Number
30
Value
TTL
Pin Function Description
Decoder reference signal.
This is a dual function pin, controlled by
register 24, that can function as an active video output indicator or
output as a clamp pulse. When set to the active video output function,
the DREF pin is HIGH during the video portion of each line and LOW
during the horizontal and vertical blanking levels. When set to output a
clamp pulse, the clamp pulse is controlled by register 24 and 25
allowing a user to program when a 0.5
µSec
pulse is output relative to
HSYNC.
Field identification output.
A 3 bit field ident from the DRS signal.
Parallel control port data I/O.
All control parameters are loaded into
and read back over this 8 bit data port.
Parallel control port address inputs.
These pins govern whether the
microprocessor interface selects a table/register address or reads/
writes table/register contents.
Parallel control port chip select.
When CS is high the microprocessor
interface port, D
7-0
, is set to HIGH impedance and ignored. When CS
is LOW, the microprocessor can read or write parameters over D
7-0
.
Parallel control port read/write control.
When R/W and CS are LOW,
the microprocessor can write to the control registers or XLUT over
D
7-0
. When R/W is HIGH and CS is LOW, it can read the contents of
any selected XLUT address or control register over D
7-0
.
Chip master reset.
Bringing RESET LOW sets the software reset
control bit, SRESET, LOW and disables the digital outputs. If HRESET
is LOW the decoder outputs remain disabled after RESET goes HIGH
until the SRESET bit is set high by the host. If HRESET is HIGH when
RESET goes HIGH the decoder the internal state machines are
enabled.
Serial/parallel interface select.
This pin will select between a parallel
(HIGH) or serial (LOW) interface port.
Serial data interface.
Bi-directional serial interface to the control port.
Serial interface clock.
Serial Address.
Three bits providing the lsbs of the serial chip ID used
to identify the decoder.
Power Supply.
Positive power supply for digital circuits, +5V.
Ground.
Ground for digital circuits, 0V.
FID
2-0
µP
Interface
D
7-0
A
1-0
33, 32, 31
45, 44, 43, 42,
41, 38, 37, 36
63, 62
TTL
TTL
TTL
CS
60
TTL
R/W
61
TTL
RESET
51
TTL
SER
SDA
SCL
SA
2-0
Power Supply
V
DD
GND
53
58
59
56, 55, 54
TTL
R-Bus
R-Bus
TTL
5, 17, 29, 40,
47, 65, 91
4, 16, 28, 39,
46, 57, 64, 76,
90, 92
+5 V
0.0 V
REV. 1.0.0 2/4/03
7