欢迎访问ic37.com |
会员登录 免费注册
发布采购

CDK8307AILP64 参数 Datasheet PDF下载

CDK8307AILP64图片预览
型号: CDK8307AILP64
PDF下载: 下载PDF文件 查看货源
内容描述: 12月13日位,四十零分之二十零/ 50/ 65 / 80MSPS ,八通道,超低功耗ADC LVDS [12/13-bit, 20/40/50/65/80MSPS, Eight Channel, Ultra Low Power ADC with LVDS]
分类和应用:
文件页数/大小: 31 页 / 1408 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号CDK8307AILP64的Datasheet PDF文件第2页浏览型号CDK8307AILP64的Datasheet PDF文件第3页浏览型号CDK8307AILP64的Datasheet PDF文件第4页浏览型号CDK8307AILP64的Datasheet PDF文件第5页浏览型号CDK8307AILP64的Datasheet PDF文件第7页浏览型号CDK8307AILP64的Datasheet PDF文件第8页浏览型号CDK8307AILP64的Datasheet PDF文件第9页浏览型号CDK8307AILP64的Datasheet PDF文件第10页  
Data Sheet
Pin Assignments QFN
(Continued)
Pin No.
26
51, 54, 55, 56
52
53
58
59
60
61
62
63
64
Pin Name
LCLKN
NC
TP
VCM
CLKP
CLKN
OVDD
CSN
SDATA
SCLK
RESETN
Description
LVDS bit clock, negative output
Not connected
Test pin. Leave open (un-connected) or connect to GND.
Common mode output pin, 0.5 AVDD
Positive differential input clock
Negative differential input clock.
Digital CMOS inputs supply voltage (1.7V to 3.6V)
Chip select enable. Active low.
Serial data input
Serial clock input
Reset SPI interface
CDK8307
12/13-bit, 20/40/50/65/80MSPS, Eight Channel, Ultra Low Power ADC with LVDS
Rev 1A
©2009 CADEKA Microcircuits LLC
www.cadeka.com
6