Data Sheet
Electrical Characteristics
(T = 25°C, V = +5V, V
= 1.235V, R = 37.5Ω, R
= 540Ω; unless otherwise noted)
REF
A
DD
REF
L
symbꢁꢀ
pꢃꢈꢃmꢆꢇꢆꢈ
cꢁꢄdꢅꢇꢅꢁꢄꢉ
Mꢅꢄ
tyꢋ
Mꢃx
uꢄꢅꢇꢉ
IDD
PD
Power Supply Current(1)
Total Power Dissipation(1)
Output Resistance
VDD = 5.25V, TA = 0°C
125
655
mA
mW
kΩ
pF
µA
µA
µA
V
5.25V, TA = 0°C
VDD =
RO
100
CO
Output Capacitance
30
-5
IOUT = 0mA
IIH
Input Current, HIGH
Input Current, LOW
VDD = 5.25V, VIN = 2.4V
VDD = 5.25V, VIN = 0.4V
IIL
5
IREF
VREF
VOC
CDI
VREF Input Bias Current
Reference Voltage Output
Output Compliance
0
1.235
0
±100
Referred to VDD
-0.4
+1.5
10
V
Digital Input Capacitance
4
pF
nꢁꢇꢆꢉ:
1. 100% tested at 25°C.
2. Parameter is guaranteed (but not tested) by design and characterization data.
Switching Characteristics
(T = 25°C, V = +5V, V
= 1.235V, R = 37.5Ω, R
= 590Ω; unless otherwise noted)
REF
A
DD
REF
L
symbꢁꢀ
pꢃꢈꢃmꢆꢇꢆꢈ
cꢁꢄdꢅꢇꢅꢁꢄꢉ
Mꢅꢄ
tyꢋ
Mꢃx
uꢄꢅꢇꢉ
tD
Clock to Output Delay
Output Skew
VDD = 4.75V, TA = 0°C
10
1
15
2
ns
ns
ns
ns
tSKEW
tR
Output Risetime
Output Falltime
10% to 90% of Full Scale
90% to 10% of Full Scale
3
tF
3
nꢁꢇꢆꢉ:
1. 100% production tested at +25°C.
2. Parameter is guaranteed (but not tested) by design and characterization data.
System Performance Characteristics
(T = 25°C, V = +5V, V
= 1.235V, R = 37.5Ω, R
= 590Ω; unless otherwise noted)
REF
A
DD
REF
L
symbꢁꢀ
pꢃꢈꢃmꢆꢇꢆꢈ
cꢁꢄdꢅꢇꢅꢁꢄꢉ
Mꢅꢄ
tyꢋ
Mꢃx
uꢄꢅꢇꢉ
INL
Integral Linearity Error
Differential Linearity Error
DAC to DAC Matching
±0.1
±0.1
3
±0.25
±0.25
10
%/FS
%/FS
%
DNL
EDM
PSRR
Power Supply Rejection Ratio
0.05
%/%
nꢁꢇꢆꢉ:
1. 100% production tested at +25°C.
2. Parameter is guaranteed (but not tested) by design and characterization data.
©2008 CADEKA Microcircuits LLC
www.cadeka.com
4
CADEKA [ CADEKA MICROCIRCUITS LLC. ]
