欢迎访问ic37.com |
会员登录 免费注册
发布采购

BL6502A 参数 Datasheet PDF下载

BL6502A图片预览
型号: BL6502A
PDF下载: 下载PDF文件 查看货源
内容描述: 单相电能计量芯片集成振荡器 [Single Phase Energy Meter IC with Integrated Oscillator]
分类和应用: 振荡器
文件页数/大小: 14 页 / 461 K
品牌: BELLING [ SHANGHAI BELLING CO., LTD. ]
 浏览型号BL6502A的Datasheet PDF文件第1页浏览型号BL6502A的Datasheet PDF文件第2页浏览型号BL6502A的Datasheet PDF文件第3页浏览型号BL6502A的Datasheet PDF文件第4页浏览型号BL6502A的Datasheet PDF文件第6页浏览型号BL6502A的Datasheet PDF文件第7页浏览型号BL6502A的Datasheet PDF文件第8页浏览型号BL6502A的Datasheet PDF文件第9页  
BL6502A
Single Phase Energy Meter IC
with Integrated Oscillator
4) Phase Error Between Channels
The HPF (High Pass Filter) in Channel 1 has a phase lead response. To offset this phase response
and equalize the phase response between channels, a phase correction network is also placed in
Channel 1. The phase correction network matches the phase to within
±0.1°over
a range of 45
Hz to 65 Hz and
±0.2°over
a range 40Hz to 1KHz.
5) Gain Error
The gain error of the BL6502A is defined as the difference between the measured output
frequency (minus the offset) and the ideal output frequency. It is measured with a gain of 1 in
channel V1. The difference is expressed as a percentage of the ideal frequency. The ideal
frequency is obtained from the BL6502A transfer function.
6) Gain Error Match
The gain error match is defined as the gain error (minus the offset) obtained when switching
between a gain of 1 and a gain of 2, 8, or 16. It is expressed as a percentage of the output
frequency obtained under a gain of 1. This gives the gain error observed when the gain selection is
changed from 1 to 2, 8 or 16.
7) Power Supply Monitor
BL6502A has the on-chip Power Supply monitoring The BL6502A will remain in a reset
condition until the supply voltage on VDD reaches 4 V. If the supply falls below 4 V, the
BL6502A will also be reset and no pulses will be issued on F1, F2 and CF.
TIMING CHARACTERISTIC
(VDD =5V, GND=0V, On-Chip Reference, On-Chip Oscillator, Temperature range: -40~+85°C)
Parameter
t1
Value
144ms
Comments
F1 and F2 pulse-width (Logic Low). When the power is low, the
t1 is equal to 144ms; when the power is high, and the output
period exceeds 550ms, t1 equals to half of the output period.
F1 or F2 output pulse period.
½ t2
71ms
Time between F1 falling edge and F2 falling edge.
CF pulse-width (Logic high). When the power is low, the t4 is
equal to 71ms; when the power is high, and the output period
exceeds 180ms, t4 equals to half of the output period.
CF Pulse Period. See Transfer Function section.
CLKIN/4
Minimum Time Between F1 and F2.
-5-
Total
14 Pages
3/15/2007
t2
t3
t4
t5
t6
http://www.belling.com.cn