欢迎访问ic37.com |
会员登录 免费注册
发布采购

PCM1800E/2K 参数 Datasheet PDF下载

PCM1800E/2K图片预览
型号: PCM1800E/2K
PDF下载: 下载PDF文件 查看货源
内容描述: [ADC, Delta-Sigma, 20-Bit, 1 Func, 2 Channel, Serial Access, CMOS, PDSO24, GREEN, PLASTIC, SSOP-24]
分类和应用: 光电二极管转换器
文件页数/大小: 26 页 / 472 K
品牌: BB [ BURR-BROWN CORPORATION ]
 浏览型号PCM1800E/2K的Datasheet PDF文件第9页浏览型号PCM1800E/2K的Datasheet PDF文件第10页浏览型号PCM1800E/2K的Datasheet PDF文件第11页浏览型号PCM1800E/2K的Datasheet PDF文件第12页浏览型号PCM1800E/2K的Datasheet PDF文件第14页浏览型号PCM1800E/2K的Datasheet PDF文件第15页浏览型号PCM1800E/2K的Datasheet PDF文件第16页浏览型号PCM1800E/2K的Datasheet PDF文件第17页  
PCM1800  
www.ti.com ............................................................................................................................................... SBAS071BOCTOBER 2000REVISED AUGUST 2008  
Table 1. System Clock Frequencies  
SAMPLING RATE FREQUENCY  
(kHz)  
SYSTEM CLOCK FREQUENCY (MHz)  
384 fs  
256 fs  
8.1920  
11.2896  
12.2880  
512 fs  
32  
44.1  
48  
12.2880  
16.9344  
18.4320  
16.3840  
22.5792  
24.5760  
t
t
CLKIL  
CLKIH  
2.0 V  
SYSCLK  
0.8 V  
T0005-03  
System clock pulse duration, HIGH  
System clock pulse duration, LOW  
t(CLKIH)  
t(CLKIL)  
12 ns (min)  
12 ns (min)  
Figure 19. System Clock Timing  
RESET AND POWER DOWN  
The PCM1800 has both an internal power-on reset circuit and an external forced reset (RSTB, pin 6). The  
internal power-on reset initializes (resets) when the supply voltage (VCC/VDD) exceeds 4 V (typical). To initiate the  
reset sequence externally, apply a logic-level LOW to the RSTB pin.  
The RSTB pin is terminated by an internal pulldown resistor. If the RSTB pin is unconnected, the ADC remains in  
the reset state. Because the system clock is used as the clock signal for the reset circuit, the system clock must  
be supplied as soon as power is applied; more specifically, the device must receive at least three system clock  
cycles before VDD > 4 V and RSTB = HIGH. If this system clock requirement cannot be assured in an application,  
RSTB must be held LOW until the system clock is supplied. While VCC/VDD < 4 V (typical), RSTB = LOW, and for  
1024 system clock periods after VCC/VDD > 4.0 V and RSTB = HIGH, the PCM1800 stays in the reset state and  
the digital output is forced to zero. The digital output is valid 18,436 fS periods after release from the reset state.  
During reset, the logic circuits and the digital filter stop operating and enter the power-down mode. Figure 20 and  
Figure 21 illustrate the internal power-on reset and external reset timing.  
4.4 V  
4.0 V  
3.6 V  
V
CC  
/ V  
DD  
Reset  
Reset Removal  
Internal Reset  
System Clock  
3 Clocks Minimum  
1024 System Clock Periods  
T0014-01  
Figure 20. Internal Power-On Reset Timing  
Copyright © 2000–2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
13  
Product Folder Link(s): PCM1800