t1
R/C
BUSY
t13
t2
t4
t3
t6
t5
Convert
t7
Acquire
t8
Convert
Acquire
MODE
Previous
Data Valid
Previous
Data Valid
Hi-Z
Not Valid
Data Valid
t10
Hi-Z
Data Valid
DATA BUS
t9
t11
FIGURE 3. Conversion Timing with Outputs Enabled after Conversion (CS Tied LOW.)
t12
t12
t12
t12
R/C
CS
t1
t3
t4
BUSY
MODE
t6
Convert
t7
Acquire
Acquire
Hi-Z State
Data Valid
Hi-Z State
DATA BUS
t9
t14
FIGURE 4. Using CS to Control Conversion and Read Timing.
t12
t12
R/C
CS
BYTE
Pins 6 - 13
Hi-Z
Hi-Z
High Byte
t14
Low Byte
t14
High Byte
Hi-Z
Hi-Z
t9
Pins 15 - 22
Low Byte
FIGURE 5. Using CS and BYTE to Control Data Bus.
®
ADS7821
8