欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADS1274IPAPRG4 参数 Datasheet PDF下载

ADS1274IPAPRG4图片预览
型号: ADS1274IPAPRG4
PDF下载: 下载PDF文件 查看货源
内容描述: 四/八通道,同步采样, 24位模拟至数字转换器 [Quad/Octal, Simultaneous Sampling, 24-Bit Analog-to-Digital Converters]
分类和应用: 转换器
文件页数/大小: 49 页 / 1821 K
品牌: BB [ BURR-BROWN CORPORATION ]
 浏览型号ADS1274IPAPRG4的Datasheet PDF文件第24页浏览型号ADS1274IPAPRG4的Datasheet PDF文件第25页浏览型号ADS1274IPAPRG4的Datasheet PDF文件第26页浏览型号ADS1274IPAPRG4的Datasheet PDF文件第27页浏览型号ADS1274IPAPRG4的Datasheet PDF文件第29页浏览型号ADS1274IPAPRG4的Datasheet PDF文件第30页浏览型号ADS1274IPAPRG4的Datasheet PDF文件第31页浏览型号ADS1274IPAPRG4的Datasheet PDF文件第32页  
ADS1274  
ADS1278  
www.ti.com  
SBAS367JUNE 2007  
tCSHD  
CLK  
tSCSU  
tSYN  
SYNC  
DRDY  
tNDR  
Figure 73. Synchronization Timing (SPI Protocol)  
Table 9. SPI Protocol  
SYMBOL  
tCSHD  
tSCSU  
tSYN  
DESCRIPTION  
MIN  
10  
5
TYP  
MAX  
UNITS  
CLK to SYNC hold time  
SYNC to CLK setup time  
Synchronize pulse width  
Time for new data to be ready  
ns  
ns  
1
CLK periods  
Conversions (1/fDATA)  
tNDR  
129  
tCSHD  
CLK  
tSCSU  
tSYN  
SYNC  
FSYNC  
DOUT  
tNDR  
Valid Data  
Figure 74. Synchronization Timing (Frame-Sync Protocol)  
Table 10. Frame-Sync Protocol  
SYMBOL  
tCSHD  
tSCSU  
tSYN  
DESCRIPTION  
MIN  
10  
5
TYP  
MAX  
UNITS  
CLK to SYNC hold time  
SYNC to CLK setup time  
Synchronize pulse width  
Time for new data to be ready  
ns  
ns  
1
CLK periods  
Conversions (1/fDATA)  
tNDR  
127  
128  
28  
Copyright © 2007, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Link(s): ADS1274 ADS1278  
 复制成功!