AL462 4K2K Ultra HD FIFO Datasheet
cycle n
cycle n+1
Disable cycle (s)
cycle 0
cycle 1
TWPL
WCLK
WRST
WEN
TWPH
TWC
TWRS
TWRH
TWES
TWEH
TWPW
TDS
TDH
n-1
n
n+1
0
1
DI15~0
DI31~0
/PLRTY=VDD ,IE="L"
Write Cycle Timing (WEN, WRST)
cycle n
cycle n+1
cycle n+2
cycle n+3
cycle n+4
TWPL
WCLK
IE
TWPH
TWC
TIES
TIEH
TIPW
TIH
n-1
n
n+1
n+4
DI31~0
/PLRTY=VDD, WEN="L", WRST="H"
Write Cycle Timing (Input Enable)
©2016~2019 by AverLogic Technologies, Corp.
19/38