欢迎访问ic37.com |
会员登录 免费注册
发布采购

HFBR-782BHZ 参数 Datasheet PDF下载

HFBR-782BHZ图片预览
型号: HFBR-782BHZ
PDF下载: 下载PDF文件 查看货源
内容描述: 可插拔并行光纤模块,发射器和接收器 [Pluggable Parallel Fiber Optic Modules, Transmitter and Receiver]
分类和应用: 光纤放大器
文件页数/大小: 24 页 / 437 K
品牌: AVAGO [ AVAGO TECHNOLOGIES LIMITED ]
 浏览型号HFBR-782BHZ的Datasheet PDF文件第2页浏览型号HFBR-782BHZ的Datasheet PDF文件第3页浏览型号HFBR-782BHZ的Datasheet PDF文件第4页浏览型号HFBR-782BHZ的Datasheet PDF文件第5页浏览型号HFBR-782BHZ的Datasheet PDF文件第7页浏览型号HFBR-782BHZ的Datasheet PDF文件第8页浏览型号HFBR-782BHZ的Datasheet PDF文件第9页浏览型号HFBR-782BHZ的Datasheet PDF文件第10页  
Electrical Characteristics  
Transmitter Electrical Characteristics  
(T = 0 °C to +80 °C, V = 3.3 V 5%, Typical T = +40 °C, V = 3.3 V)  
C
CC  
C
CC  
Parameter  
Symbol Min.  
Typ.  
Max.  
Unit  
Reference  
(Conditions)  
Supply Current  
ICCT  
320  
1.1  
100  
200  
5
415  
1.45  
120  
250  
7.5  
mA  
W
Fig. 6  
Power Dissipation  
PDIST  
W
Differential Input Impedance  
FAULT Assert Time  
Zin  
80  
1, Fig. 7, 11  
Fig. 13  
TOFF  
TOFF  
TON  
TON  
TOFF  
TOFF  
µs  
µs  
ms  
ms  
µs  
µs  
ms  
ms  
RESET Assert Time  
Fig. 14  
RESET De-assert Time  
55  
55  
5
100  
100  
7.5  
Fig. 14  
Transmit Enable (TX_EN) Assert Time  
Transmit Enable (TX_EN) De-assert Time  
Transmit Disable (TX_DIS) Assert Time  
Fig. 15  
2, Fig. 15  
Fig. 15  
5
7.5  
Transmit Disable (TX_DIS) De-assert Time  
Power On Initiation Time  
TON  
TINT  
55  
60  
100  
100  
Fig. 15  
Fig. 12  
Control I/Os  
|Input Current High |  
|IIH|  
|IIL|  
VOL  
0.5  
0.5  
0.4  
VCC  
mA  
mA  
V
(2.0 V < VIH < VCC  
(VEE < VIL < 0.8 V)  
(IOL = 4.0 mA)  
)
(TX_EN, TX_DIS | Input Current Lo w|  
FAULT, RESET)  
Compatible  
Output Voltage Low  
Output Voltage High  
VEE  
2.5  
VOH  
3.3  
V
(IOH = –0.5 mA)  
Notes:  
1. Differential impedance is measured between D  
and D  
over the range 4 MHz to 2 GHz.  
IN+  
2. When the control signal Transmitter Enable, Tx_EN, is used to disable the transmitter, Tx_EN must be taken to a logic low-state level (VIL) for one  
IN–  
millisecond or longer. Similarly, if the control signal Transmitter Disable, Tx_DIS, is used, then Tx_DIS must be taken to a logic high- state level (VIH)  
for one millisecond or longer.  
6