欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS29F040ECA-60/883C 参数 Datasheet PDF下载

AS29F040ECA-60/883C图片预览
型号: AS29F040ECA-60/883C
PDF下载: 下载PDF文件 查看货源
内容描述: 512K ×8 FLASH制服行业5.0V FLASH MEMORY [512K x 8 FLASH UNIFORM SECTOR 5.0V FLASH MEMORY]
分类和应用:
文件页数/大小: 27 页 / 1428 K
品牌: AUSTIN [ AUSTIN SEMICONDUCTOR ]
 浏览型号AS29F040ECA-60/883C的Datasheet PDF文件第4页浏览型号AS29F040ECA-60/883C的Datasheet PDF文件第5页浏览型号AS29F040ECA-60/883C的Datasheet PDF文件第6页浏览型号AS29F040ECA-60/883C的Datasheet PDF文件第7页浏览型号AS29F040ECA-60/883C的Datasheet PDF文件第9页浏览型号AS29F040ECA-60/883C的Datasheet PDF文件第10页浏览型号AS29F040ECA-60/883C的Datasheet PDF文件第11页浏览型号AS29F040ECA-60/883C的Datasheet PDF文件第12页  
FLASH  
AS29F040  
Austin Semiconductor, Inc.  
including the 50µs time-out period during the sector erase  
command sequence. The Erase Suspend command is ignored if  
written during the chip erase operation or Embedded Program  
algorithm. Writing the Erase Suspect command during the  
Sector Erase time-out immediately terminates the time-out  
period and suspends the erase operation. Addresses are “don’t  
cares” when writing the Erase Suspect command.  
When the Erase Suspect command is written during a  
sector erase operation, the device requires a maximum of 20µs  
to suspend the erase operation. However, when the Erase  
Suspend command is written during the sector erase time-out,  
the device immediately terminates the time-out period and  
suspends the erase operation.  
After the erase operation has been suspected, the system  
can read array data from any sector not selected for erasure.  
(The device “erase suspends” all sectors selected for erasure.)  
Normal read and write timings and command definitions apply.  
Reading at any address within erase-suspended sectors  
produces status data on DQ7-DQ0. The system can use DQ7,  
or DQ6 and DQ2 together, to determine if a sector is actively  
erasing or is erase-suspended. See “Write Operation Status”  
for information on these status bits.  
Sector Erase Command Sequence  
Sector erase is a six bus cycle operation. The sector erase  
command sequence is initiated by writing two unlock cycles,  
followed by a set-up command. Two additional unlock write  
cycles are then followed by the addresss of the sector to be  
erased, and the sector erase command. The Command  
Definitions table shows the address and data requirements for  
the sector erase command sequence.  
The device does not require the system to preprogram the  
memory prior to erase. The Embedded Erase algorithm  
automatically programs and verifies the sector for an all zero  
data pattern prior to electrical erase. The system is not required  
to provide any controls or timings during these operations.  
After the command sequence is written, a sector erase  
time-out of 50µs begins. During the time-out period, additional  
sector addresses and sector erase commands may be written.  
Loading the sector erase buffer may be done in any sequence,  
and the number of sectors may be from one sector to all sectors.  
The time between these additional cycles must be less than  
50µs, otherwise the last address and command might not be  
accepted, and erasure may begin. It is recommended that  
processor interrupts be disabled during this time to ensure all  
commands are accepted. The interrupts can be re-enabled after  
the last Sector Erase command is written. If the time between  
additional sector erase commands can be assumed to be less  
than 50µs, the system need not monitor DQ3. Any command  
other than Sector Erase or Erase Suspend during the time-out  
period resets the device to reading array data. The system  
must rewrite the command sequence and any additional sector  
addresses and commands.  
FIGURE 2: ERASE OPERATION  
The system can monitor DQ3 to determine if the sector  
erase timer has timed out. (See the “DQ3: Sector Erase Timer”  
section.) The time-out begins from the rising edge of the final  
WE\ pulse in the command sequence.  
Once the sector erase operation has begun, only the Erase  
Suspend command is valid. All other commands are ignored.  
When the Embedded Erase algorithm is complete, the  
device returns to reading array data and addresses are no longer  
latched. The system can determine the status of the erase  
operation by using DQ7, DQ6, or DQ2. Refer to “Write  
Operation Status” for information on these status bits.  
Figure 2 illustrates the algorithm for the erase operation.  
Refer to the Erase/Program Operations tables in the “AC  
Characteristics” section for parameters, and to the Sector Erase  
Operations Timing diagram for timing waveforms.  
Erase Suspend/Erase Resume Commands  
The Erase Suspect command allows the system to  
interrupt a sector erase operation and then read data from, or  
program data to, any sector not selected for erasure. This  
command is valid only during the sector erase operation,  
NOTE:  
1) See the appropriate Command Definitions table for program  
command sequence.  
2) See “DQ3: Sector Erase Timer” for more information.  
AS29F040  
AustinSemiconductor,Inc.reservestherighttochangeproductsorspecificationswithoutnotice.  
Rev. 2.2 09/07  
8
 复制成功!