欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA16L-8PU 参数 Datasheet PDF下载

ATMEGA16L-8PU图片预览
型号: ATMEGA16L-8PU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器,带有16K字节的系统内可编程闪存 [8-bit Microcontroller with 16K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器PC
文件页数/大小: 357 页 / 5688 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号ATMEGA16L-8PU的Datasheet PDF文件第60页浏览型号ATMEGA16L-8PU的Datasheet PDF文件第61页浏览型号ATMEGA16L-8PU的Datasheet PDF文件第62页浏览型号ATMEGA16L-8PU的Datasheet PDF文件第63页浏览型号ATMEGA16L-8PU的Datasheet PDF文件第65页浏览型号ATMEGA16L-8PU的Datasheet PDF文件第66页浏览型号ATMEGA16L-8PU的Datasheet PDF文件第67页浏览型号ATMEGA16L-8PU的Datasheet PDF文件第68页  
ATmega16(L)
• OC1A – Port D, Bit 5
OC1A, Output Compare Match A output: The PD5 pin can serve as an external output for the
Timer/Counter1 Output Compare A. The pin has to be configured as an output (DDD5 set (one))
to serve this function. The OC1A pin is also the output pin for the PWM mode timer function.
• OC1B – Port D, Bit 4
OC1B, Output Compare Match B output: The PD4 pin can serve as an external output for the
Timer/Counter1 Output Compare B. The pin has to be configured as an output (DDD4 set (one))
to serve this function. The OC1B pin is also the output pin for the PWM mode timer function.
• INT1 – Port D, Bit 3
INT1, External Interrupt Source 1: The PD3 pin can serve as an external interrupt source.
• INT0 – Port D, Bit 2
INT0, External Interrupt Source 0: The PD2 pin can serve as an external interrupt source.
• TXD – Port D, Bit 1
TXD, Transmit Data (Data output pin for the USART). When the USART Transmitter is enabled,
this pin is configured as an output regardless of the value of DDD1.
• RXD – Port D, Bit 0
RXD, Receive Data (Data input pin for the USART). When the USART Receiver is enabled this
pin is configured as an input regardless of the value of DDD0. When the USART forces this pin
to be an input, the pull-up can still be controlled by the PORTD0 bit.
and
relate the alternate functions of Port D to the overriding signals shown in
Table 32.
Overriding Signals for Alternate Functions PD7..PD4
Signal Name
PUOE
PUOV
DDOE
DDOV
PVOE
PVOV
DIEOE
DIEOV
DI
AIO
PD7/OC2
0
0
0
0
OC2 ENABLE
OC2
0
0
PD6/ICP1
0
0
0
0
0
0
0
0
ICP1 INPUT
PD5/OC1A
0
0
0
0
OC1A ENABLE
OC1A
0
0
PD4/OC1B
0
0
0
0
OC1B ENABLE
OC1B
0
0
64
2466S–AVR–05/09