欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA64A-AU 参数 Datasheet PDF下载

ATMEGA64A-AU图片预览
型号: ATMEGA64A-AU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器,带有64K字节的系统内可编程闪存 [8-bit Microcontroller with 64K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 392 页 / 7964 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA64A-AU的Datasheet PDF文件第186页浏览型号ATMEGA64A-AU的Datasheet PDF文件第187页浏览型号ATMEGA64A-AU的Datasheet PDF文件第188页浏览型号ATMEGA64A-AU的Datasheet PDF文件第189页浏览型号ATMEGA64A-AU的Datasheet PDF文件第191页浏览型号ATMEGA64A-AU的Datasheet PDF文件第192页浏览型号ATMEGA64A-AU的Datasheet PDF文件第193页浏览型号ATMEGA64A-AU的Datasheet PDF文件第194页  
ATmega64A  
Table 20-2. Recommended Maximum Receiver Baud Rate Error for Normal Speed Mode  
(U2Xn = 0)  
D
Max Total Error  
(%)  
Recommended Max Receiver  
Error (%)  
# (Data+Parity Bit)  
R
slow (%)  
93.20  
94.12  
94.81  
95.36  
95.81  
96.17  
Rfast (%)  
106.67  
105.79  
105.11  
104.58  
104.14  
103.78  
5
6
+6.67/-6.8  
+5.79/-5.88  
+5.11/-5.19  
+4.58/-4.54  
+4.14/-4.19  
+3.78/-3.83  
3.0  
2.5  
2.0  
2.0  
1.5  
1.5  
7
8
9
10  
Table 20-3. Recommended Maximum Receiver Baud Rate Error for Double Speed Mode  
(U2Xn = 1)  
D
Max Total Error  
(%)  
Recommended Max Receiver  
Error (%)  
# (Data+Parity Bit)  
Rslow (%)  
94.12  
94.92  
95.52  
96.00  
96.39  
96.70  
Rfast (%)  
105.66  
104.92  
104.35  
103.90  
103.53  
103.23  
5
6
+5.66/-5.88  
+4.92/-5.08  
+4.35/-4.48  
+3.90/-4.00  
+3.53/-3.61  
+3.23/-3.30  
2.5  
2.0  
1.5  
1.5  
1.5  
1.0  
7
8
9
10  
The recommendations of the maximum receiver baud rate error was made under the assump-  
tion that the Receiver and Transmitter equally divides the maximum total error.  
There are two possible sources for the receivers baud rate error. The receiver’s system clock  
(XTAL) will always have some minor instability over the supply voltage range and the tempera-  
ture range. When using a crystal to generate the system clock, this is rarely a problem, but for a  
resonator the system clock may differ more than 2% depending of the resonators tolerance. The  
second source for the error is more controllable. The baud rate generator can not always do an  
exact division of the system frequency to get the baud rate wanted. In this case an UBRR value  
that gives an acceptable low error can be used if possible.  
20.9 Multi-processor Communication Mode  
Setting the Multi-processor Communication mode n (MPCMn) bit in UCSRnA enables a filtering  
function of incoming frames received by the USART Receiver. Frames that do not contain  
address information will be ignored and not put into the receive buffer. This effectively reduces  
the number of incoming frames that has to be handled by the CPU, in a system with multiple  
MCUs that communicate via the same serial bus. The Transmitter is unaffected by the MPCMn  
setting, but has to be used differently when it is a part of a system utilizing the Multi-processor  
Communication mode.  
If the Receiver is set up to receive frames that contain five to eight data bits, then the first stop bit  
indicates if the frame contains data or address information. If the receiver is set up for frames  
with nine data bits, then the ninth bit (RXB8n) is used for identifying address and data frames.  
190  
8160C–AVR–07/09  
 复制成功!