欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA48PA-AU 参数 Datasheet PDF下载

ATMEGA48PA-AU图片预览
型号: ATMEGA48PA-AU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器与4/8/ 16 / 32K字节的系统内可编程闪存 [8-bit Microcontroller with 4/8/16/32K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 448 页 / 12817 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA48PA-AU的Datasheet PDF文件第35页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第36页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第37页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第38页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第40页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第41页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第42页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第43页  
ATmega48PA/88PA/168PA/328P  
9. Power Management and Sleep Modes  
Sleep modes enable the application to shut down unused modules in the MCU, thereby saving  
power. The AVR provides various sleep modes allowing the user to tailor the power consump-  
tion to the application’s requirements.  
When enabled, the Brown-out Detector (BOD) actively monitors the power supply voltage during  
the sleep periods. To further save power, it is possible to disable the BOD in some sleep modes.  
See ”BOD Disable” on page 40 for more details.  
9.1  
Sleep Modes  
Figure 8-1 on page 26 presents the different clock systems in the  
ATmega48PA/88PA/168PA/328P, and their distribution. The figure is helpful in selecting an  
appropriate sleep mode. Table 9-1 shows the different sleep modes, their wake up sources BOD  
disable ability.  
Table 9-1.  
Active Clock Domains and Wake-up Sources in the Different Sleep Modes.  
Active Clock Domains Oscillators Wake-up Sources  
Sleep Mode  
Idle  
X
X
X
X
X
X
X
X(2)  
X(2)  
X
X
X
X
X
X
X
X
X
X
X
ADC Noise  
Reduction  
X(3)  
X(2)  
Power-down  
Power-save  
Standby(1)  
X(3)  
X(3)  
X(3)  
X
X
X
X
X
X
X
X
X
X
X(2)  
X
X
X
X
Extended  
Standby  
X(2)  
X(2)  
X(3)  
X
X
X
Notes: 1. Only recommended with external crystal or resonator selected as clock source.  
2. If Timer/Counter2 is running in asynchronous mode.  
3. For INT1 and INT0, only level interrupt.  
To enter any of the six sleep modes, the SE bit in SMCR must be written to logic one and a  
SLEEP instruction must be executed. The SM2, SM1, and SM0 bits in the SMCR Register select  
which sleep mode (Idle, ADC Noise Reduction, Power-down, Power-save, Standby, or Extended  
Standby) will be activated by the SLEEP instruction. See Table 9-2 on page 44 for a summary.  
If an enabled interrupt occurs while the MCU is in a sleep mode, the MCU wakes up. The MCU  
is then halted for four cycles in addition to the start-up time, executes the interrupt routine, and  
resumes execution from the instruction following SLEEP. The contents of the Register File and  
SRAM are unaltered when the device wakes up from sleep. If a reset occurs during sleep mode,  
the MCU wakes up and executes from the Reset Vector.  
39  
8161D–AVR–10/09  
 复制成功!