欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA48PA-AU 参数 Datasheet PDF下载

ATMEGA48PA-AU图片预览
型号: ATMEGA48PA-AU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器与4/8/ 16 / 32K字节的系统内可编程闪存 [8-bit Microcontroller with 4/8/16/32K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 448 页 / 12817 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA48PA-AU的Datasheet PDF文件第320页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第321页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第322页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第323页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第325页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第326页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第327页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第328页  
ATmega48PA/88PA/168PA/328P  
28.9 Parallel Programming Characteristics  
Table 28-8. Parallel Programming Characteristics, VCC = 5V ± 10%  
Symbol Parameter Min Typ  
VPP Programming Enable Voltage 11.5  
Max  
12.5  
250  
Units  
V
IPP  
Programming Enable Current  
Data and Control Valid before XTAL1 High  
XTAL1 Low to XTAL1 High  
XTAL1 Pulse Width High  
μA  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
μs  
ms  
ms  
ns  
ns  
ns  
ns  
tDVXH  
tXLXH  
tXHXL  
tXLDX  
tXLWL  
tXLPH  
tPLXH  
tBVPH  
tPHPL  
tPLBX  
tWLBX  
tPLWL  
tBVWL  
tWLWH  
tWLRL  
tWLRH  
tWLRH_CE  
tXLOL  
tBVDV  
tOLDV  
tOHDZ  
67  
200  
150  
67  
0
Data and Control Hold after XTAL1 Low  
XTAL1 Low to WR Low  
XTAL1 Low to PAGEL high  
PAGEL low to XTAL1 high  
BS1 Valid before PAGEL High  
PAGEL Pulse Width High  
BS1 Hold after PAGEL Low  
BS2/1 Hold after WR Low  
PAGEL Low to WR Low  
0
150  
67  
150  
67  
67  
67  
67  
150  
0
BS1 Valid to WR Low  
WR Pulse Width Low  
WR Low to RDY/BSY Low  
WR Low to RDY/BSY High(1)  
WR Low to RDY/BSY High for Chip Erase(2)  
XTAL1 Low to OE Low  
1
4.5  
9
3.7  
7.5  
0
BS1 Valid to DATA valid  
0
250  
250  
250  
OE Low to DATA Valid  
OE High to DATA Tri-stated  
Notes: 1. tWLRH is valid for the Write Flash, Write EEPROM, Write Fuse bits and Write Lock bits  
commands.  
2. tWLRH_CE is valid for the Chip Erase command.  
324  
8161D–AVR–10/09  
 复制成功!