欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA16M1_1 参数 Datasheet PDF下载

ATMEGA16M1_1图片预览
型号: ATMEGA16M1_1
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器,带有16K / 32K / 64K字节的系统内可编程闪存 [8-bit Microcontroller with 16K/32K/64K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 365 页 / 6381 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA16M1_1的Datasheet PDF文件第200页浏览型号ATMEGA16M1_1的Datasheet PDF文件第201页浏览型号ATMEGA16M1_1的Datasheet PDF文件第202页浏览型号ATMEGA16M1_1的Datasheet PDF文件第203页浏览型号ATMEGA16M1_1的Datasheet PDF文件第205页浏览型号ATMEGA16M1_1的Datasheet PDF文件第206页浏览型号ATMEGA16M1_1的Datasheet PDF文件第207页浏览型号ATMEGA16M1_1的Datasheet PDF文件第208页  
17. LIN / UART - Local Interconnect Network Controller or UART  
The LIN (Local Interconnect Network) is a serial communications protocol which efficiently sup-  
ports the control of mechatronics nodes in distributed automotive applications. The main  
properties of the LIN bus are:  
Single master with multiple slaves concept  
Low cost silicon implementation based on common UART/SCI interface  
Self synchronization in slave node  
Deterministic signal transmission with signal propagation time computable in advance  
Low cost single-wire implementation  
Speed up to 20 Kbit/s.  
LIN provides a cost efficient bus communication where the bandwidth and versatility of CAN are  
not required. The specification of the line driver/receiver needs to match the ISO9141  
NRZ-standard.  
If LIN is not required, the controller alternatively can be programmed as Universal Asynchronous  
serial Receiver and Transmitter (UART).  
17.1 LIN Features  
Hardware Implementation of LIN 2.1 (LIN 1.3 Compatibility)  
Small, CPU Efficient and Independent Master/Slave Routines Based on “LIN Work Flow Concept”  
of LIN 2.1 Specification  
Automatic LIN Header Handling and Filtering of Irrelevant LIN Frames  
Automatic LIN Response Handling  
Extended LIN Error Detection and Signaling  
Hardware Frame Time-out Detection  
“Break-in-data” Support Capability  
Automatic Re-synchronization to Ensure Proper Frame Integrity  
Fully Flexible Extended Frames Support Capabilities  
17.2 UART Features  
Full Duplex Operation (Independent Serial Receive and Transmit Processes)  
Asynchronous Operation  
High Resolution Baud Rate Generator  
Hardware Support of 8 Data Bits, Odd/Even/No Parity Bit, 1 Stop Bit Frames  
Data Over-Run and Framing Error Detection  
204  
ATmega16/32/64/M1/C1  
7647F–AVR–04/09  
 复制成功!