欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA16L-8PU 参数 Datasheet PDF下载

ATMEGA16L-8PU图片预览
型号: ATMEGA16L-8PU
PDF下载: 下载PDF文件 查看货源
内容描述: 8 -bit微控制器16K字节In- Syustem可编程Flash [8-bit Microcontroller with 16K Bytes In-Syustem Programmable Flash]
分类和应用: 微控制器PC
文件页数/大小: 357 页 / 5688 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号ATMEGA16L-8PU的Datasheet PDF文件第11页浏览型号ATMEGA16L-8PU的Datasheet PDF文件第12页浏览型号ATMEGA16L-8PU的Datasheet PDF文件第13页浏览型号ATMEGA16L-8PU的Datasheet PDF文件第14页浏览型号ATMEGA16L-8PU的Datasheet PDF文件第16页浏览型号ATMEGA16L-8PU的Datasheet PDF文件第17页浏览型号ATMEGA16L-8PU的Datasheet PDF文件第18页浏览型号ATMEGA16L-8PU的Datasheet PDF文件第19页  
ATmega16(L)
When using the SEI instruction to enable interrupts, the instruction following SEI will be exe-
cuted before any pending interrupts, as shown in this example.
Assembly Code Example
sei
; set global interrupt enable
sleep
; enter sleep, waiting for interrupt
; note: will enter sleep before any pending
; interrupt(s)
C Code Example
_SEI();
/* set global interrupt enable */
_SLEEP();
/* enter sleep, waiting for interrupt */
/* note: will enter sleep before any pending interrupt(s) */
Interrupt Response
Time
The interrupt execution response for all the enabled AVR interrupts is four clock cycles mini-
mum. After four clock cycles the program vector address for the actual interrupt handling routine
is executed. During this four clock cycle period, the Program Counter is pushed onto the Stack.
The vector is normally a jump to the interrupt routine, and this jump takes three clock cycles. If
an interrupt occurs during execution of a multi-cycle instruction, this instruction is completed
before the interrupt is served. If an interrupt occurs when the MCU is in sleep mode, the interrupt
execution response time is increased by four clock cycles. This increase comes in addition to the
start-up time from the selected sleep mode.
A return from an interrupt handling routine takes four clock cycles. During these four clock
cycles, the Program Counter (two bytes) is popped back from the Stack, the Stack Pointer is
incremented by two, and the I-bit in SREG is set.
15
2466S–AVR–05/09