欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA8A-AUR 参数 Datasheet PDF下载

ATMEGA8A-AUR图片预览
型号: ATMEGA8A-AUR
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 16MHz, CMOS, PQFP32, 7 X 7 MM, 1 MM HEIGHT, 0.80 MM PITCH, GREEN, PLASTIC, MS-026ABA, TQFP-32]
分类和应用: 闪存
文件页数/大小: 308 页 / 4674 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA8A-AUR的Datasheet PDF文件第172页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第173页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第174页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第175页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第177页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第178页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第179页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第180页  
not start any operation as long as the TWINT bit in TWCR is set. Immediately after the  
application has cleared TWINT, the TWI will initiate transmission of the data packet.  
6. When the data packet has been transmitted, the TWINT Flag in TWCR is set, and TWSR  
is updated with a status code indicating that the data packet has successfully been sent.  
The status code will also reflect whether a Slave acknowledged the packet or not.  
7. The application software should now examine the value of TWSR, to make sure that the  
data packet was successfully transmitted, and that the value of the ACK bit was as  
expected. If TWSR indicates otherwise, the application software might take some special  
action, like calling an error routine. Assuming that the status code is as expected, the  
application must write a specific value to TWCR, instructing the TWI hardware to transmit  
a STOP condition. Which value to write is described later on. However, it is important that  
the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI  
will not start any operation as long as the TWINT bit in TWCR is set. Immediately after  
the application has cleared TWINT, the TWI will initiate transmission of the STOP condi-  
tion. Note that TWINT is NOT set after a STOP condition has been sent.  
Even though this example is simple, it shows the principles involved in all TWI transmissions.  
These can be summarized as follows:  
When the TWI has finished an operation and expects application response, the TWINT Flag  
is set. The SCL line is pulled low until TWINT is cleared.  
When the TWINT Flag is set, the user must update all TWI Registers with the value relevant  
for the next TWI bus cycle. As an example, TWDR must be loaded with the value to be  
transmitted in the next bus cycle.  
After all TWI Register updates and other pending application software tasks have been  
completed, TWCR is written. When writing TWCR, the TWINT bit should be set. Writing a  
one to TWINT clears the flag. The TWI will then commence executing whatever operation  
was specified by the TWCR setting.  
In the following an assembly and C implementation of the example is given. Note that the code  
below assumes that several definitions have been made, for example by using include-files.  
176  
ATmega8(L)  
2486T–AVR–05/08  
 复制成功!