欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA48V-10MMHR 参数 Datasheet PDF下载

ATMEGA48V-10MMHR图片预览
型号: ATMEGA48V-10MMHR
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 10MHz, CMOS, PQCC28, 4 X 4 MM, 1 MM HEIGHT, 0.45 MM PITCH, GREEN, PLASTIC, VQFN-28]
分类和应用: 闪存微控制器
文件页数/大小: 376 页 / 4764 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第141页浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第142页浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第143页浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第144页浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第146页浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第147页浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第148页浏览型号ATMEGA48V-10MMHR的Datasheet PDF文件第149页  
ATmega48/88/168  
The setup of the OC2x should be performed before setting the Data Direction Register for the  
port pin to output. The easiest way of setting the OC2x value is to use the Force Output Com-  
pare (FOC2x) strobe bit in Normal mode. The OC2x Register keeps its value even when  
changing between Waveform Generation modes.  
Be aware that the COM2x1:0 bits are not double buffered together with the compare value.  
Changing the COM2x1:0 bits will take effect immediately.  
17.6 Compare Match Output Unit  
The Compare Output mode (COM2x1:0) bits have two functions. The Waveform Generator uses  
the COM2x1:0 bits for defining the Output Compare (OC2x) state at the next compare match.  
Also, the COM2x1:0 bits control the OC2x pin output source. Figure 17-4 shows a simplified  
schematic of the logic affected by the COM2x1:0 bit setting. The I/O Registers, I/O bits, and I/O  
pins in the figure are shown in bold. Only the parts of the general I/O Port Control Registers  
(DDR and PORT) that are affected by the COM2x1:0 bits are shown. When referring to the  
OC2x state, the reference is for the internal OC2x Register, not the OC2x pin.  
Figure 17-4. Compare Match Output Unit, Schematic  
COMnx1  
Waveform  
Generator  
COMnx0  
FOCnx  
D
Q
1
0
OCnx  
Pin  
OCnx  
D
Q
PORT  
D
Q
DDR  
clkI/O  
The general I/O port function is overridden by the Output Compare (OC2x) from the Waveform  
Generator if either of the COM2x1:0 bits are set. However, the OC2x pin direction (input or out-  
put) is still controlled by the Data Direction Register (DDR) for the port pin. The Data Direction  
Register bit for the OC2x pin (DDR_OC2x) must be set as output before the OC2x value is visi-  
ble on the pin. The port override function is independent of the Waveform Generation mode.  
The design of the Output Compare pin logic allows initialization of the OC2x state before the out-  
put is enabled. Note that some COM2x1:0 bit settings are reserved for certain modes of  
operation. See “Register Description” on page 154.  
145  
2545M–AVR–09/07  
 复制成功!