欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA8-16AI 参数 Datasheet PDF下载

ATMEGA8-16AI图片预览
型号: ATMEGA8-16AI
PDF下载: 下载PDF文件 查看货源
内容描述: 位的AVR微控制器8K字节在 - 系统内可编程Flash [-bit AVR Microcontroller with 8K Bytes In- System Programmable Flash]
分类和应用: 微控制器
文件页数/大小: 303 页 / 5122 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA8-16AI的Datasheet PDF文件第10页浏览型号ATMEGA8-16AI的Datasheet PDF文件第11页浏览型号ATMEGA8-16AI的Datasheet PDF文件第12页浏览型号ATMEGA8-16AI的Datasheet PDF文件第13页浏览型号ATMEGA8-16AI的Datasheet PDF文件第15页浏览型号ATMEGA8-16AI的Datasheet PDF文件第16页浏览型号ATMEGA8-16AI的Datasheet PDF文件第17页浏览型号ATMEGA8-16AI的Datasheet PDF文件第18页  
When using the SEI instruction to enable interrupts, the instruction following SEI will be  
executed before any pending interrupts, as shown in the following example.  
Assembly Code Example  
sei ; set global interrupt enable  
sleep; enter sleep, waiting for interrupt  
; note: will enter sleep before any pending  
; interrupt(s)  
C Code Example  
_SEI(); /* set global interrupt enable */  
_SLEEP(); /* enter sleep, waiting for interrupt */  
/* note: will enter sleep before any pending interrupt(s) */  
Interrupt Response Time  
The interrupt execution response for all the enabled AVR interrupts is four clock cycles  
minimum. After four clock cycles, the Program Vector address for the actual interrupt  
handling routine is executed. During this 4-clock cycle period, the Program Counter is  
pushed onto the Stack. The Vector is normally a jump to the interrupt routine, and this  
jump takes three clock cycles. If an interrupt occurs during execution of a multi-cycle  
instruction, this instruction is completed before the interrupt is served. If an interrupt  
occurs when the MCU is in sleep mode, the interrupt execution response time is  
increased by four clock cycles. This increase comes in addition to the start-up time from  
the selected sleep mode.  
A return from an interrupt handling routine takes four clock cycles. During these four  
clock cycles, the Program Counter (2 bytes) is popped back from the Stack, the Stack  
Pointer is incremented by 2, and the I-bit in SREG is set.  
14  
ATmega8(L)  
2486M–AVR–12/03  
 复制成功!