欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA32L-8PL 参数 Datasheet PDF下载

ATMEGA32L-8PL图片预览
型号: ATMEGA32L-8PL
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, 8MHz, CMOS, PDIP40, 0.600 INCH, PLASTIC, MS-011AC, DIP-40]
分类和应用: 闪存微控制器
文件页数/大小: 347 页 / 3171 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA32L-8PL的Datasheet PDF文件第7页浏览型号ATMEGA32L-8PL的Datasheet PDF文件第8页浏览型号ATMEGA32L-8PL的Datasheet PDF文件第9页浏览型号ATMEGA32L-8PL的Datasheet PDF文件第10页浏览型号ATMEGA32L-8PL的Datasheet PDF文件第12页浏览型号ATMEGA32L-8PL的Datasheet PDF文件第13页浏览型号ATMEGA32L-8PL的Datasheet PDF文件第14页浏览型号ATMEGA32L-8PL的Datasheet PDF文件第15页  
ATmega32(L)  
• Bit 0 – C: Carry Flag  
The Carry Flag C indicates a carry in an arithmetic or logic operation. See the “Instruc-  
tion Set Description” for detailed information.  
General Purpose  
Register File  
The Register File is optimized for the AVR Enhanced RISC instruction set. In order to  
achieve the required performance and flexibility, the following input/output schemes are  
supported by the Register File:  
One 8-bit output operand and one 8-bit result input  
Two 8-bit output operands and one 8-bit result input  
Two 8-bit output operands and one 16-bit result input  
One 16-bit output operand and one 16-bit result input  
Figure 4 shows the structure of the 32 general purpose working registers in the CPU.  
Figure 4. AVR CPU General Purpose Working Registers  
7
0
Addr.  
R0  
R1  
$00  
$01  
$02  
R2  
R13  
R14  
R15  
R16  
R17  
$0D  
$0E  
$0F  
$10  
$11  
General  
Purpose  
Working  
Registers  
R26  
R27  
R28  
R29  
R30  
R31  
$1A  
$1B  
$1C  
$1D  
$1E  
$1F  
X-register Low Byte  
X-register High Byte  
Y-register Low Byte  
Y-register High Byte  
Z-register Low Byte  
Z-register High Byte  
Most of the instructions operating on the Register File have direct access to all registers,  
and most of them are single cycle instructions.  
As shown in Figure 4, each register is also assigned a data memory address, mapping  
them directly into the first 32 locations of the user Data Space. Although not being phys-  
ically implemented as SRAM locations, this memory organization provides great  
flexibility in access of the registers, as the X-, Y-, and Z-pointer Registers can be set to  
index any register in the file.  
11  
2503J–AVR–10/06