欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA16U2-MUR 参数 Datasheet PDF下载

ATMEGA16U2-MUR图片预览
型号: ATMEGA16U2-MUR
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器具有ISP功能的Flash 8/16 / 32K Butes [8-bit Microcontroller with 8/16/32K Butes of ISP Flash]
分类和应用: 微控制器异步传输模式PCATM
文件页数/大小: 310 页 / 4432 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第242页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第243页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第244页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第245页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第247页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第248页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第249页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第250页  
ATmega8U2/16U2/32U2  
25. Memory Programming  
25.1 Program And Data Memory Lock Bits  
The ATmega8U2/16U2/32U2 provides six Lock bits which can be left unprogrammed (“1”) or  
can be programmed (“0”) to obtain the additional features listed in Table 25-2. The Lock bits can  
only be erased to “1” with the Chip Erase command.  
Table 25-1. Lock Bit Byte(1)  
Lock Bit Byte  
Bit No  
Description  
Default Value  
7
6
5
4
3
2
1
0
1 (unprogrammed)  
1 (unprogrammed)  
1 (unprogrammed)  
0 (programmed)  
1 (unprogrammed)  
1 (unprogrammed)  
0 (programmed)  
0 (programmed)  
BLB12  
Boot Lock bit  
Boot Lock bit  
Boot Lock bit  
Boot Lock bit  
Lock bit  
BLB11  
BLB02  
BLB01  
LB2  
LB1  
Lock bit  
Note:  
1. “1” means unprogrammed, “0” means programmed  
Table 25-2. Lock Bit Protection Modes(1)(2)  
Memory Lock Bits  
Protection Type  
LB Mode  
LB2  
LB1  
1
1
1
No memory lock features enabled.  
Further programming of the Flash and EEPROM is disabled in  
Parallel and Serial Programming mode. The Fuse bits are  
locked in both Serial and Parallel Programming mode.(1)  
2
1
0
0
0
Further programming and verification of the Flash and  
EEPROM is disabled in Parallel and Serial Programming mode.  
The Boot Lock bits and Fuse bits are locked in both Serial and  
Parallel Programming mode.(1)  
3
BLB0 Mode  
BLB02  
BLB01  
No restrictions for SPM or (E)LPM accessing the Application  
section.  
1
2
1
1
1
0
SPM is not allowed to write to the Application section.  
SPM is not allowed to write to the Application section, and  
(E)LPM executing from the Boot Loader section is not allowed  
to read from the Application section. If Interrupt Vectors are  
placed in the Boot Loader section, interrupts are disabled while  
executing from the Application section.  
3
4
0
0
0
1
(E)LPM executing from the Boot Loader section is not allowed  
to read from the Application section. If Interrupt Vectors are  
placed in the Boot Loader section, interrupts are disabled while  
executing from the Application section.  
246  
7799D–AVR–11/10  
 复制成功!