欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA16U2-MUR 参数 Datasheet PDF下载

ATMEGA16U2-MUR图片预览
型号: ATMEGA16U2-MUR
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器具有ISP功能的Flash 8/16 / 32K Butes [8-bit Microcontroller with 8/16/32K Butes of ISP Flash]
分类和应用: 微控制器异步传输模式PCATM
文件页数/大小: 310 页 / 4432 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第115页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第116页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第117页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第118页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第120页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第121页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第122页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第123页  
ATmega8U2/16U2/32U2  
16.8 Compare Match Output Unit  
The Compare Output mode (COMnx1:0) bits have two functions. The Waveform Generator uses  
the COMnx1:0 bits for defining the Output Compare (OCnx) state at the next compare match.  
Secondly the COMnx1:0 bits control the OCnx pin output source. Figure 16-5 shows a simplified  
schematic of the logic affected by the COMnx1:0 bit setting. The I/O Registers, I/O bits, and I/O  
pins in the figure are shown in bold. Only the parts of the general I/O Port Control Registers  
(DDR and PORT) that are affected by the COMnx1:0 bits are shown. When referring to the  
OCnx state, the reference is for the internal OCnx Register, not the OCnx pin. If a system reset  
occur, the OCnx Register is reset to “0”.  
Figure 16-5. Compare Match Output Unit, Schematic  
COMnx1  
Waveform  
Generator  
COMnx0  
FOCnx  
D
Q
1
0
OCnx  
Pin  
OCnx  
D
Q
PORT  
D
Q
DDR  
clkI/O  
The general I/O port function is overridden by the Output Compare (OCnx) from the Waveform  
Generator if either of the COMnx1:0 bits are set. However, the OCnx pin direction (input or out-  
put) is still controlled by the Data Direction Register (DDR) for the port pin. The Data Direction  
Register bit for the OCnx pin (DDR_OCnx) must be set as output before the OCnx value is visi-  
ble on the pin. The port override function is generally independent of the Waveform Generation  
mode, but there are some exceptions. Refer to Table 16-1, Table 16-2 and Table 16-3 for  
details.  
The design of the Output Compare pin logic allows initialization of the OCnx state before the out-  
put is enabled. Note that some COMnx1:0 bit settings are reserved for certain modes of  
operation. See “16-bit Timer/Counter 1 with PWM” on page 108.  
The COMnx1:0 bits have no effect on the Input Capture unit.  
16.8.1  
Compare Output Mode and Waveform Generation  
The Waveform Generator uses the COMnx1:0 bits differently in normal, CTC, and PWM modes.  
For all modes, setting the COMnx1:0 = 0 tells the Waveform Generator that no action on the  
OCnx Register is to be performed on the next compare match. For compare output actions in the  
119  
7799D–AVR–11/10  
 复制成功!