欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA2560-16AU-SL383 参数 Datasheet PDF下载

ATMEGA2560-16AU-SL383图片预览
型号: ATMEGA2560-16AU-SL383
PDF下载: 下载PDF文件 查看货源
内容描述: [Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 16MHz, CMOS, PQFP100, 14 X 14 MM, 1 MM HEIGHT, 0.50 MM PITCH, GREEN, PLASTIC, MS-026AED, TQFP-100]
分类和应用: 时钟微控制器
文件页数/大小: 448 页 / 7518 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第250页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第251页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第252页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第253页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第255页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第256页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第257页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第258页  
After a repeated START condition (state 0x10) the 2-wire Serial Interface can access the same  
Slave again, or a new Slave without transmitting a STOP condition. Repeated START enables  
the Master to switch between Slaves, Master Transmitter mode and Master Receiver mode with-  
out losing control of the bus.  
Table 24-1. Status codes for Master Transmitter Mode  
Status Code  
(TWSR)  
Prescaler Bits  
are 0  
Application Software Response  
To/from TWDR To TWCR  
STO TWINT  
Status of the 2-wire Serial Bus  
and 2-wire Serial Interface Hard-  
ware  
STA  
0
TWEA  
X
Next Action Taken by TWI Hardware  
0x08  
A START condition has been Load SLA+W  
transmitted  
0
1
SLA+W will be transmitted;  
ACK or NOT ACK will be received  
0x10  
A
repeated START condition Load SLA+W or  
0
0
0
0
1
1
X
X
SLA+W will be transmitted;  
ACK or NOT ACK will be received  
SLA+R will be transmitted;  
has been transmitted  
Load SLA+R  
Logic will switch to Master Receiver mode  
0x18  
0x20  
0x28  
0x30  
0x38  
SLA+W has been transmitted;  
ACK has been received  
Load data byte or  
0
0
1
X
Data byte will be transmitted and ACK or NOT ACK will  
be received  
Repeated START will be transmitted  
STOP condition will be transmitted and  
TWSTO Flag will be reset  
No TWDR action or  
No TWDR action or  
1
0
0
1
1
1
X
X
No TWDR action  
Load data byte or  
1
0
1
0
1
1
X
X
STOP condition followed by a START condition will be  
transmitted and TWSTO Flag will be reset  
SLA+W has been transmitted;  
NOT ACK has been received  
Data byte will be transmitted and ACK or NOT ACK will  
be received  
Repeated START will be transmitted  
STOP condition will be transmitted and  
TWSTO Flag will be reset  
No TWDR action or  
No TWDR action or  
1
0
0
1
1
1
X
X
No TWDR action  
1
0
1
0
1
1
X
X
STOP condition followed by a START condition will be  
transmitted and TWSTO Flag will be reset  
Data byte has been transmitted; Load data byte or  
ACK has been received  
Data byte will be transmitted and ACK or NOT ACK will  
be received  
Repeated START will be transmitted  
STOP condition will be transmitted and  
TWSTO Flag will be reset  
No TWDR action or  
No TWDR action or  
1
0
0
1
1
1
X
X
No TWDR action  
1
0
1
0
1
1
X
X
STOP condition followed by a START condition will be  
transmitted and TWSTO Flag will be reset  
Data byte has been transmitted; Load data byte or  
NOT ACK has been received  
No TWDR action or  
Data byte will be transmitted and ACK or NOT ACK will  
be received  
Repeated START will be transmitted  
STOP condition will be transmitted and  
TWSTO Flag will be reset  
1
0
0
1
1
1
X
X
No TWDR action or  
No TWDR action  
1
1
1
X
STOP condition followed by a START condition will be  
transmitted and TWSTO Flag will be reset  
Arbitration lost in SLA+W or data No TWDR action or  
bytes  
0
1
0
0
1
1
X
X
2-wire Serial Bus will be released and not addressed  
Slave mode entered  
A START condition will be transmitted when the bus be-  
comes free  
No TWDR action  
254  
ATmega640/1280/1281/2560/2561  
2549L–AVR–08/07  
 复制成功!