欢迎访问ic37.com |
会员登录 免费注册
发布采购

AT91RM9200-CJ-002 参数 Datasheet PDF下载

AT91RM9200-CJ-002图片预览
型号: AT91RM9200-CJ-002
PDF下载: 下载PDF文件 查看货源
内容描述: 基于ARM920T的微控制器 [ARM920T-based Microcontroller]
分类和应用: 微控制器和处理器外围集成电路异步传输模式ATM时钟
文件页数/大小: 689 页 / 7779 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号AT91RM9200-CJ-002的Datasheet PDF文件第1页浏览型号AT91RM9200-CJ-002的Datasheet PDF文件第3页浏览型号AT91RM9200-CJ-002的Datasheet PDF文件第4页浏览型号AT91RM9200-CJ-002的Datasheet PDF文件第5页浏览型号AT91RM9200-CJ-002的Datasheet PDF文件第6页浏览型号AT91RM9200-CJ-002的Datasheet PDF文件第7页浏览型号AT91RM9200-CJ-002的Datasheet PDF文件第8页浏览型号AT91RM9200-CJ-002的Datasheet PDF文件第9页  
1. Description
The AT91RM9200 is a complete system-on-chip built around the ARM920T ARM Thumb pro-
cessor. It incorporates a rich set of system and application peripherals and standard interfaces
in order to provide a single-chip solution for a wide range of compute-intensive applications that
require maximum functionality at minimum power consumption at lowest cost.
The AT91RM9200 incorporates a high-speed on-chip SRAM workspace, and a low-latency
External Bus Interface (EBI) for seamless connection to whatever configuration of off-chip mem-
ories and memory-mapped peripherals is required by the application. The EBI incorporates
controllers for synchronous DRAM (SDRAM), Burst Flash and Static memories and features
specific circuitry facilitating the interface for NAND Flash/SmartMedia and Compact Flash.
The Advanced Interrupt Controller (AIC) enhances the interrupt handling performance of the
ARM920T processor by providing multiple vectored, prioritized interrupt sources and reducing
the time taken to transfer to an interrupt handler.
The Peripheral DMA Controller (PDC) provides DMA channels for all the serial peripherals,
enabling them to transfer data to or from on- and off-chip memories without processor interven-
tion. This reduces the processor overhead when dealing with transfers of continuous data
streams.The AT91RM9200 benefits from a new generation of PDC which includes dual pointers
that simplify significantly buffer chaining.
The set of Parallel I/O (PIO) controllers multiplex the peripheral input/output lines with general-
purpose data I/Os for maximum flexibility in device configuration. An input change interrupt,
open drain capability and programmable pull-up resistor is included on each line.
The Power Management Controller (PMC) keeps system power consumption to a minimum by
selectively enabling/disabling the processor and various peripherals under software control. It
uses an enhanced clock generator to provide a selection of clock signals including a slow clock
(32 kHz) to optimize power consumption and performance at all times.
The AT91RM9200 integrates a wide range of standard interfaces including USB 2.0 Full Speed
Host and Device and Ethernet 10/100 Base-T Media Access Controller (MAC), which provides
connection to a extensive range of external peripheral devices and a widely used networking
layer. In addition, it provides an extensive set of peripherals that operate in accordance with sev-
eral industry standards, such as those used in audio, telecom, Flash Card, infrared and Smart
Card applications.
To complete the offer, the AT91RM9200 benefits from the integration of a wide range of debug
features including JTAG-ICE, a dedicated UART debug channel (DBGU) and an embedded real
time trace. This enables the development and debug of all applications, especially those with
real-time constraints.
2
AT91RM9200
1768G–ATARM–29-Sep-06