欢迎访问ic37.com |
会员登录 免费注册
发布采购

AT89S52-24SI 参数 Datasheet PDF下载

AT89S52-24SI图片预览
型号: AT89S52-24SI
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器具有8K字节的系统内可编程闪存 [8-bit Microcontroller with 8K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 39 页 / 479 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号AT89S52-24SI的Datasheet PDF文件第4页浏览型号AT89S52-24SI的Datasheet PDF文件第5页浏览型号AT89S52-24SI的Datasheet PDF文件第6页浏览型号AT89S52-24SI的Datasheet PDF文件第7页浏览型号AT89S52-24SI的Datasheet PDF文件第9页浏览型号AT89S52-24SI的Datasheet PDF文件第10页浏览型号AT89S52-24SI的Datasheet PDF文件第11页浏览型号AT89S52-24SI的Datasheet PDF文件第12页  
Table 5-2.
T2CON – Timer/Counter 2 Control Register
Reset Value = 0000 0000B
T2CON Address = 0C8H
Bit Addressable
TF2
Bit
7
Symbol
TF2
Function
6
5
4
3
2
EXF2
RCLK
TCLK
EXEN2
TR2
C/T2
1
CP/RL2
0
Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1
or TCLK = 1.
Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1.
When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be
cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).
Receive clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in serial port
Modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.
Transmit clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in serial port
Modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.
Timer 2 external enable. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer
2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.
Start/Stop control for Timer 2. TR2 = 1 starts the timer.
Timer or counter select for Timer 2. C/T2 = 0 for timer function. C/T2 = 1 for external event counter (falling edge triggered).
Capture/Reload select. CP/RL2 = 1 causes captures to occur on negative transitions at T2EX if EXEN2 = 1. CP/RL2 = 0
causes automatic reloads to occur when Timer 2 overflows or negative transitions occur at T2EX when EXEN2 = 1. When
either RCLK or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.
EXF2
RCLK
TCLK
EXEN2
TR2
C/T2
CP/RL2
8
AT89S52
1919C–MICRO–3/05