欢迎访问ic37.com |
会员登录 免费注册
发布采购

AT45DB041D-SU-SL954 参数 Datasheet PDF下载

AT45DB041D-SU-SL954图片预览
型号: AT45DB041D-SU-SL954
PDF下载: 下载PDF文件 查看货源
内容描述: 4兆位2.5伏或2.7伏的DataFlash [4-megabit 2.5-volt or 2.7-volt DataFlash]
分类和应用: 闪存存储内存集成电路光电二极管异步传输模式ATM时钟
文件页数/大小: 53 页 / 1649 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号AT45DB041D-SU-SL954的Datasheet PDF文件第1页浏览型号AT45DB041D-SU-SL954的Datasheet PDF文件第3页浏览型号AT45DB041D-SU-SL954的Datasheet PDF文件第4页浏览型号AT45DB041D-SU-SL954的Datasheet PDF文件第5页浏览型号AT45DB041D-SU-SL954的Datasheet PDF文件第6页浏览型号AT45DB041D-SU-SL954的Datasheet PDF文件第7页浏览型号AT45DB041D-SU-SL954的Datasheet PDF文件第8页浏览型号AT45DB041D-SU-SL954的Datasheet PDF文件第9页  
increases system reliability, minimizes switching noise, and reduces package size. The device is
optimized for use in many commercial and industrial applications where high-density, low-pin
count, low-voltage and low-power are essential.
To allow for simple in-system reprogrammability, the AT45DB041D does not require high input
voltages for programming. The device operates from a single power supply, 2.5V to 3.6V or 2.7V
to 3.6V, for both the program and read operations. The AT45DB041D is enabled through the
chip select pin (CS) and accessed via a three-wire interface consisting of the Serial Input (SI),
Serial Output (SO), and the Serial Clock (SCK).
All programming and erase cycles are self-timed.
2. Pin Configurations and Pinouts
Table 2-1.
Symbol
Pin Configurations
Asserted
State
Type
Name and Function
Chip Select:
Asserting the CS pin selects the device. When the CS pin is deasserted, the device will be deselected
and normally be placed in the standby mode (not Deep Power-Down mode), and the output pin (SO) will be in a
high-impedance state. When the device is deselected, data will not be accepted on the input pin (SI).
A high-to-low transition on the CS pin is required to start an operation, and a low-to-high transition is required to
end an operation. When ending an internally self-timed operation such as a program or erase cycle, the device
will not enter the standby mode until the completion of the operation.
Serial Clock:
This pin is used to provide a clock to the device and is used to control the flow of data to and from
the device. Command, address, and input data present on the SI pin is always latched on the rising edge of SCK,
while output data on the SO pin is always clocked out on the falling edge of SCK.
Serial Input:
The SI pin is used to shift data into the device. The SI pin is used for all data input including
command and address sequences. Data on the SI pin is always latched on the rising edge of SCK.
Serial Output:
The SO pin is used to shift data out from the device. Data on the SO pin is always clocked out on
the falling edge of SCK.
Write Protect:
When the WP pin is asserted, all sectors specified for protection by the Sector Protection Register will
be protected against program and erase operations regardless of whether the Enable Sector Protection command
has been issued or not. The WP pin functions independently of the software controlled protection method. After the
WP pin goes low, the content of the Sector Protection Register cannot be modified.
CS
Low
Input
SCK
Input
SI
SO
Input
Output
WP
If a program or erase command is issued to the device while the WP pin is asserted, the device will simply ignore
the command and perform no operation. The device will return to the idle state once the CS pin has been
deasserted. The Enable Sector Protection command and Sector Lockdown command, however, will be
recognized by the device when the WP pin is asserted.
The WP pin is internally pulled-high and may be left floating if hardware controlled protection will not be used.
However, it is recommended that the WP pin also be externally connected to V
CC
whenever possible.
Reset:
A low state on the reset pin (RESET) will terminate the operation in progress and reset the internal state
machine to an idle state. The device will remain in the reset condition as long as a low level is present on the RESET
pin. Normal operation can resume once the RESET pin is brought back to a high level.
The device incorporates an internal power-on reset circuit, so there are no restrictions on the RESET pin during
power-on sequences. If this pin and feature are not utilized it is recommended that the RESET pin be driven high
externally.
Device Power Supply:
The V
CC
pin is used to supply the source voltage to the device.
Operations at invalid V
CC
voltages may produce spurious results and should not be attempted.
Ground:
The ground reference for the power supply. GND should be connected to the system ground.
Low
Input
RESET
Low
Input
V
CC
GND
Power
Ground
2
AT45DB041D
3595L–DFLASH–4/08