欢迎访问ic37.com |
会员登录 免费注册
发布采购

AT40K05LV-3DQI 参数 Datasheet PDF下载

AT40K05LV-3DQI图片预览
型号: AT40K05LV-3DQI
PDF下载: 下载PDF文件 查看货源
内容描述: 5K - 50K盖茨FPGA协处理器与FreeRAM [5K - 50K Gates Coprocessor FPGA with FreeRAM]
分类和应用: 现场可编程门阵列可编程逻辑异步传输模式ATM
文件页数/大小: 67 页 / 1491 K
品牌: ATMEL [ ATMEL ]
 浏览型号AT40K05LV-3DQI的Datasheet PDF文件第54页浏览型号AT40K05LV-3DQI的Datasheet PDF文件第55页浏览型号AT40K05LV-3DQI的Datasheet PDF文件第56页浏览型号AT40K05LV-3DQI的Datasheet PDF文件第57页浏览型号AT40K05LV-3DQI的Datasheet PDF文件第59页浏览型号AT40K05LV-3DQI的Datasheet PDF文件第60页浏览型号AT40K05LV-3DQI的Datasheet PDF文件第61页浏览型号AT40K05LV-3DQI的Datasheet PDF文件第62页  
Packaging Information  
84J PLCC  
1.14(0.045) X 45˚  
PIN NO. 1  
1.14(0.045) X 45˚  
0.318(0.0125)  
0.191(0.0075)  
IDENTIFIER  
D2/E2  
E1  
E
B1  
B
e
A2  
A1  
D1  
D
A
0.51(0.020)MAX  
45˚ MAX (3X)  
COMMON DIMENSIONS  
(Unit of Measure = mm)  
MIN  
4.191  
MAX  
4.572  
3.048  
NOM  
NOTE  
SYMBOL  
A
A1  
A2  
D
2.286  
0.508  
30.099  
29.210  
30.099  
29.210  
30.353  
D1  
E
29.413 Note 2  
30.353  
Notes:  
1. This package conforms to JEDEC reference MS-018, Variation AF.  
2. Dimensions D1 and E1 do not include mold protrusion.  
Allowable protrusion is .010"(0.254 mm) per side. Dimension D1  
and E1 include mold mismatch and are measured at the extreme  
material condition at the upper or lower parting line.  
E1  
29.413 Note 2  
28.702  
D2/E2 27.686  
B
0.660  
0.330  
0.813  
3. Lead coplanarity is 0.004" (0.102 mm) maximum.  
B1  
e
0.533  
1.270 TYP  
10/04/01  
DRAWING NO. REV.  
TITLE  
2325 Orchard Parkway  
San Jose, CA 95131  
84J, 84-lead, Plastic J-leaded Chip Carrier (PLCC)  
84J  
B
R
58  
AT40K/AT40KLV Series FPGA  
0896CFPGA04/02  
 复制成功!