欢迎访问ic37.com |
会员登录 免费注册
发布采购

AT40K05LV-3DQI 参数 Datasheet PDF下载

AT40K05LV-3DQI图片预览
型号: AT40K05LV-3DQI
PDF下载: 下载PDF文件 查看货源
内容描述: 5K - 50K盖茨FPGA协处理器与FreeRAM [5K - 50K Gates Coprocessor FPGA with FreeRAM]
分类和应用: 现场可编程门阵列可编程逻辑异步传输模式ATM
文件页数/大小: 67 页 / 1491 K
品牌: ATMEL [ ATMEL ]
 浏览型号AT40K05LV-3DQI的Datasheet PDF文件第8页浏览型号AT40K05LV-3DQI的Datasheet PDF文件第9页浏览型号AT40K05LV-3DQI的Datasheet PDF文件第10页浏览型号AT40K05LV-3DQI的Datasheet PDF文件第11页浏览型号AT40K05LV-3DQI的Datasheet PDF文件第13页浏览型号AT40K05LV-3DQI的Datasheet PDF文件第14页浏览型号AT40K05LV-3DQI的Datasheet PDF文件第15页浏览型号AT40K05LV-3DQI的Datasheet PDF文件第16页  
Reading and writing of the 10 ns 32 x 4 dual-port FreeRAM are independent of each  
other. Reading the 32 x 4 dual-port RAM is completely asynchronous. Latches are  
transparent; when Load is logic 1, data flows through; when Load is logic 0, data is  
latched. These latches are used to synchronize Write Address, Write Enable Not, and  
Din signals for a synchronous RAM. Each bit in the 32 x 4 dual-port RAM is also a trans-  
parent latch. The front-end latch and the memory latch together form an edge-triggered  
flip flop. When a nibble (bit = 7) is (Write) addressed and LOAD is logic 1 and WE is  
logic 0, data flows through the bit. When a nibble is not (Write) addressed or LOAD is  
logic 0 or WE is logic 1, data is latched in the nibble. The two CLOCK muxes are con-  
trolled together; they both select CLOCK (for a synchronous RAM) or they both select  
1(for an asynchronous RAM). CLOCK is obtained from the clock for the sector-column  
immediately to the left and immediately above the RAM block. Writing any value to the  
RAM clear byte during configuration clears the RAM (see the AT40K Configuration  
Series” application note at www.atmel.com).  
Figure 8. RAM Logic  
CLOCK  
1”  
1”  
0
1
1
0
Load  
5
5
Read Address  
Write Address  
Ain  
Aout  
WEN  
Din  
Load  
Latch  
32 x 4  
Dual-port  
RAM  
1”  
OE  
Load  
Latch  
Write Enable NOT  
Load  
Latch  
4
4
Din  
Dout  
Dout  
Clear  
RAM-Clear Byte  
Figure 9 on page 13 shows an example of a RAM macro constructed using the  
AT40K/AT40KLVs FreeRAM cells. The macro shown is a 128 x 8 dual-ported asyn-  
chronous RAM. Note the very small amount of external logic required to complete the  
address decoding for the macro. Most of the logic cells (core cells) in the sectors occu-  
pied by the RAM will be unused: they can be used for other logic in the design. This  
logic can be automatically generated using the macro generators.  
12  
AT40K/AT40KLV Series FPGA  
0896CFPGA04/02