欢迎访问ic37.com |
会员登录 免费注册
发布采购

90USB82-16MU 参数 Datasheet PDF下载

90USB82-16MU图片预览
型号: 90USB82-16MU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器具有ISP功能的Flash 8 / 16K字节 [8-bit Microcontroller with 8/16K Bytes of ISP Flash]
分类和应用: 微控制器和处理器外围集成电路异步传输模式ATM时钟
文件页数/大小: 306 页 / 2299 K
品牌: ATMEL [ ATMEL ]
 浏览型号90USB82-16MU的Datasheet PDF文件第192页浏览型号90USB82-16MU的Datasheet PDF文件第193页浏览型号90USB82-16MU的Datasheet PDF文件第194页浏览型号90USB82-16MU的Datasheet PDF文件第195页浏览型号90USB82-16MU的Datasheet PDF文件第197页浏览型号90USB82-16MU的Datasheet PDF文件第198页浏览型号90USB82-16MU的Datasheet PDF文件第199页浏览型号90USB82-16MU的Datasheet PDF文件第200页  
20. USB Device Operating modes  
20.1 Introduction  
The USB device controller supports full speed data transfers. In addition to the default control  
endpoint, it provides four other endpoints, which can be configured in control, bulk, interrupt or  
isochronous modes:  
• Endpoint 0:programmable size FIFO up to 64 bytes, default control endpoint  
• Endpoints 1and 2:programmable size FIFO up to 64 bytes.  
• Endpoints 3 and 4: programmable size FIFO up to 64 bytes with ping-pong mode.  
The controller starts in the “idle” mode. In this mode, the pad consumption is reduced to the  
minimum.  
20.2 Power-on and reset  
The next diagram explains the USB device controller main states on power-on:  
Figure 20-1. USB device controller states after reset  
<any  
other  
state>  
USBE=0  
USBE=0  
Idle  
USBE=1  
UID=1  
Reset  
HW  
RESET  
The reset state of the Device controller is:  
• the macro clock is stopped in order to minimize the power consumption (FRZCLK set),  
• the USB device controller internal state is reset (all the registers are reset to their default  
value. Note that DETACH is set.)  
• the endpoint banks are reset  
• the D+ pull up are not activated (mode Detach)  
The D+ pull-up will be activated as soon as the DETACH bit is cleared.  
The macro is in the ‘Idle’ state after reset with a minimum power consumption and does not  
need to have the PLL activated to enter in this state.  
The USB device controller can at any time be reset by clearing USBE.  
20.3 Endpoint reset  
An endpoint can be reset at any time by setting in the UERST register the bit corresponding to  
the endpoint (EPRSTx). This resets:  
• the internal state machine on that endpoint,  
• the Rx and Tx banks are cleared and their internal pointers are restored,  
196  
AT90USB82/162  
7707D–AVR–07/08  
 复制成功!