欢迎访问ic37.com |
会员登录 免费注册
发布采购

85C51SND3BX02 参数 Datasheet PDF下载

85C51SND3BX02图片预览
型号: 85C51SND3BX02
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片数字音频解码器 - 编码器与USB 2.0接口 [Single-Chip Digital Audio Decoder - Encoder with USB 2.0 Interface]
分类和应用: 解码器编码器
文件页数/大小: 263 页 / 3620 K
品牌: ATMEL [ ATMEL ]
 浏览型号85C51SND3BX02的Datasheet PDF文件第168页浏览型号85C51SND3BX02的Datasheet PDF文件第169页浏览型号85C51SND3BX02的Datasheet PDF文件第170页浏览型号85C51SND3BX02的Datasheet PDF文件第171页浏览型号85C51SND3BX02的Datasheet PDF文件第173页浏览型号85C51SND3BX02的Datasheet PDF文件第174页浏览型号85C51SND3BX02的Datasheet PDF文件第175页浏览型号85C51SND3BX02的Datasheet PDF文件第176页  
Table 193. Device Selection Allowed Configuration  
SMCEN  
NUMDEV  
Allowed DEV  
0
Comment  
0
1
2
3
0
1
0, 1  
0
0, 1, 2  
0, 1, 2, 3  
3 (SMC)  
3 (SMC), 0  
No NF memory is selected  
The SMLCK signal can not be used in this configuration,  
the SMLCK bit is irrelevant.  
2
3
3 (SMC), 0, 1  
1
Neither SMLCK nor SMINS signals can be used in this  
configuration. SMCD and SMLCK bits have an irrelevant  
value. SMCTE shall be cleared.  
3 (SMC), 0, 1, 2  
“Read” Session  
A “read” session is launched and the DFC flow control is enabled. When processing the  
spare zone, its information will be checked.  
“Write” Session  
A “write” session is launched and the DFC flow control is enabled. When processing the  
spare zone, its information will be set.  
NFCE Signal Force Low  
The 512B-pages memories need to keep asserted the NFCE line during the access time  
of a data. This can be done by setting the CELOW bit. In this case, the NFCEx signal  
selected by the last ‘device select’ action is asserted (NFCE[DEV]= L).  
If a new ‘device select’ action occurs while the CELOW bit is set, the NFCEx signal of  
the old selected device is de-asserted (NFCE[OLD_DEV]= H), and the NFCEx signal of  
the new one is asserted (NFCE[NEW_DEV]= L).  
Clearing the CELOW bit does not force the NFCE signal high:  
The NFCE signal is automatically asserted at the beginning of the execution of any  
new commands.  
The NFCE signal is automatically de-asserted at the completion of the commands.  
Data Transfer Stop  
This action stops the NFC when the data transfer is finished. In this case, the controller  
state becomes “not running” (NFRUN bit cleared). This can also be used as an abort  
signal in streaming mode.  
Column Address Extension  
The 512B-pages memories have different kind of read commands (00h, 01h, 50h)  
depending the data zone that need to be processed (1st half, 2nd half or spare). The  
column address given is relative to the zone chosen by the read command. The NFC  
needs to have the absolute column address to stop automatically at the end of the page.  
The column address extension is given thanks to that command. A9:8 holds the address  
extension.  
00h selects the 1st half zone, i.e. the 0-255 range in the data zone. This is the  
default value. A read or a write in NFADC resets A9:8 to 00h.  
01h selects the 2nd half zone, i.e. the 256-511 range in the data zone.  
10h selects the spare zone, i.e. the 512-527 range in the data zone.  
172  
AT85C51SND3Bx  
7632A–MP3–03/06  
 复制成功!