欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-9317707QNC 参数 Datasheet PDF下载

5962-9317707QNC图片预览
型号: 5962-9317707QNC
PDF下载: 下载PDF文件 查看货源
内容描述: 弧度。宽容高速16 KB ×9并行FIFO [Rad. Tolerant High Speed 16 Kb x 9 Parallel FIFO]
分类和应用: 存储内存集成电路先进先出芯片异步传输模式ATM时钟
文件页数/大小: 20 页 / 2049 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号5962-9317707QNC的Datasheet PDF文件第2页浏览型号5962-9317707QNC的Datasheet PDF文件第3页浏览型号5962-9317707QNC的Datasheet PDF文件第4页浏览型号5962-9317707QNC的Datasheet PDF文件第5页浏览型号5962-9317707QNC的Datasheet PDF文件第6页浏览型号5962-9317707QNC的Datasheet PDF文件第7页浏览型号5962-9317707QNC的Datasheet PDF文件第8页浏览型号5962-9317707QNC的Datasheet PDF文件第9页  
Features
First-in First-out Dual Port Memory
16384 bits x 9 Organization
Fast Flag and Access Times: 15, 30 ns
Wide Temperature Range: - 55°C to + 125°C
Fully Expandable by Word Width or Depth
Asynchronous Read/Write Operations
Empty, Full and Half Flags in Single Device Mode
Retransmit Capability
Bi-directional Applications
Battery Back-up Operation: 2V Data Retention
TTL Compatible
Single 5V ± 10% Power Supply
No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm
2
Tested up to a Total Dose of 30 krads (Si) according to MIL STD 883 Method 1019
Quality grades: QML Q and V with SMD 5962-93177 and ESCC with specification
9301/048
Rad. Tolerant
High Speed
16 Kb x 9
Parallel FIFO
M67206H
Description
The M67206H implements a first-in first-out algorithm, featuring asynchronous
read/write operations. The FULL and EMPTY flags prevent data overflow and under-
flow. The Expansion logic allows unlimited expansion in word size and depth with no
timing penalties. Twin address pointers automatically generate internal read and write
addresses, and no external address information is required. Address pointers are
automatically incremented with the write pin and read pin. The 9 bits wide data are
used in data communications applications where a parity bit for error checking is nec-
essary. The Retransmit pin resets the Read pointer to zero without affecting the write
pointer. This is very useful for retransmitting data when an error is detected in the
system.
Using an array of eight transistors (8T) memory cell, the M67206H combines an
extremely low standby supply current (typ = 0.1
µA)
with a fast access time at 15 ns
over the full temperature range. All versions offer battery backup data retention capa-
bility with a typical power consumption at less than 2
µW.
The M67206H is processed according to the methods of the latest revision of the MIL
PRF 38535 (Q and V) or ESCC 9000.
Rev. 4143J–AERO–04/07
1