欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-8959818MZC 参数 Datasheet PDF下载

5962-8959818MZC图片预览
型号: 5962-8959818MZC
PDF下载: 下载PDF文件 查看货源
内容描述: [Standard SRAM, 128KX8, 45ns, CMOS, CDIP32, 0.400 INCH, CERAMIC, SIDE BRAZED, DIP-32]
分类和应用: 内存集成电路静态存储器
文件页数/大小: 15 页 / 337 K
品牌: ATMEL [ ATMEL ]
 浏览型号5962-8959818MZC的Datasheet PDF文件第6页浏览型号5962-8959818MZC的Datasheet PDF文件第7页浏览型号5962-8959818MZC的Datasheet PDF文件第8页浏览型号5962-8959818MZC的Datasheet PDF文件第9页浏览型号5962-8959818MZC的Datasheet PDF文件第11页浏览型号5962-8959818MZC的Datasheet PDF文件第12页浏览型号5962-8959818MZC的Datasheet PDF文件第13页浏览型号5962-8959818MZC的Datasheet PDF文件第14页  
M65608E  
Write Cycle 3 CS1 or CS2,  
Controlled  
Note:  
The internal write time of the memory is defined by the overlap of CS1 Low and CS2 HIGH and W LOW. Both signals must be  
actived to initiate a write and either signal can terminate a write by going in actived. The data input setup and hold timing should  
be referenced to the actived edge of the signal that terminates the write. Data out is high impedance if OE = VIH.  
10  
4151I–AERO–03/04