欢迎访问ic37.com |
会员登录 免费注册
发布采购

AAT2550_08 参数 Datasheet PDF下载

AAT2550_08图片预览
型号: AAT2550_08
PDF下载: 下载PDF文件 查看货源
内容描述: 用于便携式应用的总电源解决方案 [Total Power Solution for Portable Applications]
分类和应用: 便携式
文件页数/大小: 34 页 / 777 K
品牌: ANALOGICTECH [ ADVANCED ANALOGIC TECHNOLOGIES ]
 浏览型号AAT2550_08的Datasheet PDF文件第19页浏览型号AAT2550_08的Datasheet PDF文件第20页浏览型号AAT2550_08的Datasheet PDF文件第21页浏览型号AAT2550_08的Datasheet PDF文件第22页浏览型号AAT2550_08的Datasheet PDF文件第24页浏览型号AAT2550_08的Datasheet PDF文件第25页浏览型号AAT2550_08的Datasheet PDF文件第26页浏览型号AAT2550_08的Datasheet PDF文件第27页  
PRODUCT DATASHEET  
AAT2550178  
SystemPowerTM  
Total Power Solution for Portable Applications  
for VIN = 2 · VO  
The output voltage droop due to a load transient is  
dominated by the capacitance of the ceramic output  
capacitor. During a step increase in load current, the  
ceramic output capacitor alone supplies the load current  
until the loop responds. Within two or three switching  
cycles, the loop responds and the inductor current  
increases to match the load current demand. The rela-  
tionship of the output voltage droop during the three  
switching cycles to the output capacitance can be esti-  
mated by:  
IO  
2
IRMS(MAX)  
=
VO  
VIN  
VO  
VIN  
·
1 -  
The term  
appears in both the input voltage  
ripple and input capacitor RMS current equations and is  
a maximum when VO is twice VIN. This is why the input  
voltage ripple and the input capacitor RMS current ripple  
are a maximum at 50% duty cycle.  
The input capacitor provides a low impedance loop for  
the edges of pulsed current drawn by the AAT2550. Low  
ESR/ESL X7R and X5R ceramic capacitors are ideal for  
this function. To minimize stray inductance, the capacitor  
should be placed as closely as possible to the IC. This  
keeps the high frequency content of the input current  
localized, minimizing EMI and input voltage ripple.  
3 · ΔILOAD  
=
COUT  
VDROOP · FS  
Once the average inductor current increases to the DC  
load level, the output voltage recovers. The above equa-  
tion establishes a limit on the minimum value for the  
output capacitor with respect to load transients.  
Proper placement of the input capacitors (C4 and C5) can  
be seen in the evaluation board schematic in Figure 4.  
The internal voltage loop compensation also limits the  
minimum output capacitor value to 4.7μF. This is due to  
its effect on the loop crossover frequency (bandwidth),  
phase margin, and gain margin. Increased output capac-  
itance will reduce the crossover frequency with greater  
phase margin.  
A laboratory test set-up typically consists of two long  
wires running from the bench power supply to the evalu-  
ation board input voltage pins. The inductance of these  
wires, along with the low-ESR ceramic input capacitor,  
can create a high Q network that may affect converter  
performance. This problem often becomes apparent in  
the form of excessive ringing in the output voltage dur-  
ing load transients. Errors in the loop phase and gain  
measurements can also result.  
The maximum output capacitor RMS ripple current is  
given by:  
1
V
OUT · (VIN(MAX) - VOUT  
)
IRMS(MAX)  
=
·
L · FS · VIN(MAX)  
2 · 3  
Since the inductance of a short PCB trace feeding the  
input voltage is significantly lower than the power leads  
from the bench power supply, most applications do not  
exhibit this problem.  
Dissipation due to the RMS current in the ceramic output  
capacitor ESR is typically minimal, resulting in less than  
a few degrees rise in hot-spot temperature.  
In applications where the input power source lead induc-  
tance cannot be reduced to a level that does not affect  
the converter performance, a high ESR tantalum or alu-  
minum electrolytic input capacitor should be placed in  
parallel with the low ESR bypass ceramic input capacitor  
(C6 of Figure 4). This dampens the high Q network and  
stabilizes the system.  
Feedback Resistor Selection  
Table 6 shows all output voltages, which can be exter-  
nally programmed. Resistors R7 through R10 of Figure 4  
program the output to regulate at a voltage higher than  
0.6V. To limit the bias current required for the external  
feedback resistor string while maintaining good noise  
immunity, the minimum suggested value for R7 and R9  
is 59kΩ. Although a larger value will further reduce qui-  
escent current, it will also increase the impedance of the  
feedback node, making it more sensitive to external  
noise and interference. Table 6 summarizes the resistor  
values for various output voltages with R7 and R9 set to  
either 59kΩ for good noise immunity or 221kΩ for  
reduced no load input current.  
Output Capacitor  
The output capacitor limits the output ripple and pro-  
vides holdup during large load transitions. A 4.7μF to  
10μF X5R or X7R ceramic capacitor typically provides  
sufficient bulk capacitance to stabilize the output during  
large load transitions and has the ESR and ESL charac-  
teristics necessary for low output ripple.  
w w w . a n a l o g i c t e c h . c o m  
2550.2008.02.1.3  
23  
 复制成功!